Display panel

Ohno , et al. October 23, 2

Patent Grant 10109256

U.S. patent number 10,109,256 [Application Number 14/875,667] was granted by the patent office on 2018-10-23 for display panel. This patent grant is currently assigned to LAPIS Semiconductor Co., Ltd.. The grantee listed for this patent is LAPIS Semiconductor Co., Ltd.. Invention is credited to Takahiro Imayoshi, Masakuni Kawagoe, Takashi Ohno.


United States Patent 10,109,256
Ohno ,   et al. October 23, 2018

Display panel

Abstract

A driver IC has a rectangular shape, and includes a first input terminal group in which first input terminals are disposed at intervals along a first long side, that is opposite a side that faces a display section, from a first short side. A second input terminal group is provided in which second input terminals are disposed at intervals along a second long side that faces the display section, from the first short side. An output terminal group is provided in which output terminals that output signals to the display section are disposed at intervals along the second long side from a position, which is spaced apart for a predetermined distance from where the second input terminals are disposed, to a second short side. A terminal group is not provided at positions that oppose the output terminal group at the first long side.


Inventors: Ohno; Takashi (Kanagawa, JP), Imayoshi; Takahiro (Miyazaki, JP), Kawagoe; Masakuni (Miyazaki, JP)
Applicant:
Name City State Country Type

LAPIS Semiconductor Co., Ltd.

Yokohama

N/A

JP
Assignee: LAPIS Semiconductor Co., Ltd. (Yokohama, JP)
Family ID: 44531176
Appl. No.: 14/875,667
Filed: October 5, 2015

Prior Publication Data

Document Identifier Publication Date
US 20160027400 A1 Jan 28, 2016

Related U.S. Patent Documents

Application Number Filing Date Patent Number Issue Date
13064084 Mar 4, 2011 9185817

Foreign Application Priority Data

Mar 5, 2010 [JP] 2010-049657
Current U.S. Class: 1/1
Current CPC Class: G02F 1/1345 (20130101); H05K 7/00 (20130101); G02F 1/13452 (20130101); G09G 5/003 (20130101); G09G 2354/00 (20130101); H05K 3/361 (20130101)
Current International Class: G09G 5/00 (20060101); G02F 1/1345 (20060101); H05K 7/00 (20060101); H05K 3/36 (20060101)

References Cited [Referenced By]

U.S. Patent Documents
4687300 August 1987 Kubo
5712493 January 1998 Mori
6300997 October 2001 Saito
6407796 June 2002 Tajima
6542213 April 2003 Uchiyama
6664942 December 2003 Kim et al.
6686987 February 2004 Sakaki et al.
6864941 March 2005 Yano
7034813 April 2006 Ishiyama
7102631 September 2006 Kim et al.
7283130 October 2007 Takenaka et al.
7477351 January 2009 Kim et al.
7599193 October 2009 Park
RE44314 June 2013 Mishima
9746727 August 2017 Her
2001/0000763 May 2001 Muramatsu
2001/0012706 August 2001 Imaeda
2001/0015785 August 2001 Bjorkengren
2001/0033355 October 2001 Hagiwara
2001/0038427 November 2001 Ueda
2001/0046008 November 2001 Ueda
2002/0015127 February 2002 Hagiwara
2002/0030978 March 2002 Kato
2002/0044251 April 2002 Togashi
2002/0044329 April 2002 Shoji
2002/0050968 May 2002 Tanaka
2002/0060767 May 2002 Muramatsu
2002/0072141 June 2002 Nakashima
2002/0080318 June 2002 Yamate
2002/0088984 July 2002 Toda
2002/0089634 July 2002 Aruga
2002/0109814 August 2002 Murahashi
2002/0117328 August 2002 Oishi
2002/0117669 August 2002 Aruga
2002/0118325 August 2002 Hinata
2002/0135726 September 2002 Sakaki
2002/0140654 October 2002 Kim
2002/0145697 October 2002 Hoshina
2002/0167623 November 2002 Aruga
2002/0176045 November 2002 Song
2002/0180686 December 2002 Yuda
2003/0034967 February 2003 Imajo
2003/0063041 April 2003 Kurashima
2003/0094305 May 2003 Ueda
2003/0103027 June 2003 Kim
2003/0117564 June 2003 Park
2003/0117566 June 2003 Park
2003/0128326 July 2003 Yamaguchi
2003/0160929 August 2003 Kurasawa
2003/0168733 September 2003 Hashimoto
2003/0170931 September 2003 Hashimoto
2003/0174272 September 2003 Shirato
2003/0174480 September 2003 Matsuhira
2003/0197475 October 2003 Takamura
2003/0197670 October 2003 Mori
2003/0202150 October 2003 Lee
2003/0209803 November 2003 Suzuki
2003/0227592 December 2003 Izumi
2003/0227593 December 2003 Miki
2003/0231275 December 2003 Shirato
2004/0027527 February 2004 Pai
2004/0036833 February 2004 Monzen
2004/0041971 March 2004 Landreth
2004/0061825 April 2004 Sugimoto
2004/0092137 May 2004 Sakaki
2004/0094846 May 2004 Yamada
2004/0100608 May 2004 Matsueda
2004/0108985 June 2004 Song
2004/0119929 June 2004 Tanaka
2004/0124868 July 2004 Lim
2004/0125060 July 2004 Park
2004/0145052 July 2004 Ueno
2004/0145552 July 2004 Song
2004/0150597 August 2004 Chang
2004/0150765 August 2004 Ueda
2004/0165138 August 2004 Hwang
2004/0182817 September 2004 Murai
2004/0183484 September 2004 Ide
2004/0246427 December 2004 Iwanaga
2004/0246428 December 2004 Shirato
2005/0052442 March 2005 Takenaka
2005/0068486 March 2005 Ono
2005/0083474 April 2005 Park
2005/0104832 May 2005 Lee
2005/0110935 May 2005 Kim
2005/0121796 June 2005 Park
2005/0139963 June 2005 Kang
2005/0162577 July 2005 Yoon
2005/0195130 September 2005 Hwang
2005/0195338 September 2005 Matsumoto
2005/0202693 September 2005 Kuo
2005/0211990 September 2005 Lee
2005/0242436 November 2005 Abe
2005/0248709 November 2005 Kang
2005/0286004 December 2005 Lee
2005/0286005 December 2005 Watanabe
2006/0001819 January 2006 Maeng
2006/0007086 January 2006 Rhee
2006/0012745 January 2006 Kobayashi
2006/0023153 February 2006 Taguchi
2006/0033875 February 2006 Lin
2006/0038298 February 2006 Park
2006/0050046 March 2006 Mai
2006/0060949 March 2006 Naitoh
2006/0109394 May 2006 Miyagawa
2006/0163724 July 2006 Hwang
2006/0164586 July 2006 Yamada
2006/0164587 July 2006 Oh
2006/0191631 August 2006 Kojima
2006/0221290 October 2006 So
2006/0238450 October 2006 Onodera
2006/0244708 November 2006 Yi
2006/0256060 November 2006 Sasaki
2006/0260977 November 2006 Lee
2006/0267971 November 2006 Yoo
2006/0290646 December 2006 Kang
2007/0002509 January 2007 Kumagai
2007/0007650 January 2007 Tsukiji
2007/0012774 January 2007 Cho
2007/0013857 January 2007 Chung
2007/0029658 February 2007 Peng
2007/0034402 February 2007 Cheng
2007/0040286 February 2007 Liu
2007/0045516 March 2007 Hong
2007/0053628 March 2007 Park
2007/0057360 March 2007 Lee
2007/0076577 April 2007 Furuichi
2007/0084566 April 2007 Seki
2007/0096344 May 2007 Matsuura
2007/0109484 May 2007 Murahashi
2007/0115418 May 2007 Chang
2007/0134473 June 2007 Kim
2007/0138509 June 2007 Onodera
2007/0138654 June 2007 Kim
2007/0139606 June 2007 Kim
2007/0165176 July 2007 Yang
2007/0167036 July 2007 Kim
2007/0187762 August 2007 Saiki
2007/0253276 November 2007 Ochi
2008/0002131 January 2008 Koh
2008/0005897 January 2008 Nakanishi
2008/0007683 January 2008 Makida
2008/0007685 January 2008 Hu
2008/0012121 January 2008 Hara
2008/0018572 January 2008 Shin
2008/0024407 January 2008 Yamaguchi
2008/0024714 January 2008 Park
2008/0030667 February 2008 Lee
2008/0042961 February 2008 Makino
2008/0043195 February 2008 Shiki
2008/0055291 March 2008 Hwang
2008/0062664 March 2008 Chen
2008/0062666 March 2008 Lim
2008/0068313 March 2008 Jang
2008/0074830 March 2008 Kurasawa
2008/0084530 April 2008 Hirabayashi
2008/0100556 May 2008 Tseng
2008/0100763 May 2008 Park
2008/0106874 May 2008 Okuda
2008/0117367 May 2008 Abe
2008/0117376 May 2008 Takenaka
2008/0123041 May 2008 Fujita
2008/0137016 June 2008 Kim
2008/0143913 June 2008 Lee
2008/0150857 June 2008 Lee
2008/0165301 July 2008 Chang
2008/0165483 July 2008 Tanaka
2008/0174731 July 2008 Kang
2008/0180591 July 2008 Shie
2008/0186293 August 2008 Igarashi
2008/0231789 September 2008 Kurasawa
2008/0232047 September 2008 Yamada
2008/0239228 October 2008 Lee
2008/0284697 November 2008 Nam
2008/0297713 December 2008 Chen
2009/0009477 January 2009 Yukawa et al.
2009/0044967 February 2009 Nakahama
2009/0065269 March 2009 Katsurahira
2009/0079926 March 2009 Gao
2009/0135364 May 2009 Lee
2009/0207367 August 2009 Oohira
2009/0231823 September 2009 Kunimatsu
2009/0237903 September 2009 Onodera
2009/0243641 October 2009 Noumi
2009/0244035 October 2009 Cho
2009/0268147 October 2009 Tang
2009/0302464 December 2009 Nakagawa
2010/0097550 April 2010 Yamaguchi
2010/0097551 April 2010 Yamagishi
2010/0149141 June 2010 Kim
2010/0157190 June 2010 Lee
2010/0163284 July 2010 Tanahara
2010/0177498 July 2010 Choi
2010/0182530 July 2010 Fujikawa
2010/0220496 September 2010 Kim
2010/0237892 September 2010 Ueno
2010/0245751 September 2010 Muneyoshi
2010/0302494 December 2010 Lee
2010/0328921 December 2010 Hara
2011/0019125 January 2011 Nakahama
2011/0075088 March 2011 Matsui
2011/0102729 May 2011 Kawamura
2011/0139493 June 2011 Sumida
2011/0169022 July 2011 Shiota
2011/0169791 July 2011 Hida
2011/0193239 August 2011 Horiguchi
2017/0243847 August 2017 Suzuki
2017/0269414 September 2017 Yanagawa
Foreign Patent Documents
10-214858 Aug 1998 JP
2005-062582 Mar 2005 JP
2006-066674 Mar 2006 JP
2008-077092 Apr 2008 JP
WO-2010-143489 Dec 2010 WO

Other References

Japanese Office Action dated Nov. 17, 2015 and its translation. cited by applicant .
Japanese Office Action dated Sep. 30, 2014. cited by applicant.

Primary Examiner: Tran; Binh
Assistant Examiner: Burtner; Douglas
Attorney, Agent or Firm: Rabin & Berdo, P.C.

Parent Case Text



CROSS-REFERENCE TO RELATED APPLICATION

This is a continuation of co-pending U.S. application Ser. No. 13/064,084, filed Mar. 4, 2011 and allowed on Jul. 6, 2015. This application claims priority under 35 USC 119 from Japanese Patent Application No. 2010-049657, filed on Mar. 5, 2010. The disclosures of these prior applications are incorporated by reference herein.
Claims



What is claimed is:

1. A driver IC having a rectangular shape, provided such that a longitudinal direction of the driver IC is substantially parallel to a display section of a display panel, and that drives the display section, the driver IC including: a first short side, a second short side that is positioned at a side opposite the first short side, a first long side that is opposite a side that faces the display section, and a second long side that faces the display section; a first input terminal group in which first input terminals, closer to the first short side than to the second short side, are disposed at intervals along the first long side; a second input terminal group in which second input terminals, closer to the first short side than to the second short side, are disposed at intervals along the second long side; and an output terminal group in which output terminals that output signals to the display section are disposed at intervals along the second long side, the output terminal group being spaced apart for a predetermined distance from the second input terminal group in a direction of the second short side, wherein a terminal is not provided at any positions on which the first input terminal group is not disposed at the first long side.

2. The driver IC according to claim 1, wherein an interval between adjacent first input terminals and second input terminals is larger than the interval between the second input terminals and the interval between the output terminals.

3. The driver IC according to claim 1, wherein the driver IC is configured to accommodate a greater number of input terminals along either of the first long side or the second long side than can be accommodated on either of the first short side or the second short side.

4. The driver IC according to claim 1, further comprising a CPU interface, a power source circuit and a driving circuit, wherein the first input terminal group and the second input terminal group are groups of input terminals for the CPU interface and the power source circuit.

5. The driver IC according to claim 1, wherein the first input terminal group and the second input terminal group are disposed only at one side with respect to the longitudinal direction of the driver IC.

6. The driver IC according to claim 1, wherein the first input terminal group and the second input terminal group are disposed at an equal distance in a direction along the first short side of the driver IC from a center of the driver IC with respect to the first short side.

7. The driver IC according to claim 1, wherein the predetermined distance is larger than the intervals at which the second input terminals are disposed along the second long side and the intervals at which the output terminals are disposed along the second long side.
Description



BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a display panel.

Description of the Related Art

A conventional display panel that has narrowed frame by not providing groups of wirings including transparent electrodes provided between a panel end portion of a panel body and a driver IC for driving a display unit, so as to reduce an interval defined between the panel end portion and the driver IC, has been known.

Input terminals of the driver IC are normally disposed along a first short side of the driver IC. However, when the number of input terminals is large, and the input terminals cannot be disposed along the first short side, the input terminals may be disposed along the first long side of the driver IC.

In such case, when the above method for aligning the input terminals is adopted, the number of input terminals which can be disposed along the first short side of the driver IC depends upon an interval defined between the input terminals. Therefore, the area of the driver IC becomes greater to an increase in number of input terminals.

On the other hand, Japanese Patent Application Laid-open (JP-A) No. 10-214858 discloses the configuration in which plural input terminals of a semiconductor chip are disposed along first long side of the semiconductor chip, and along the second long side of the semiconductor chip.

However, in the configuration disclosed in JP-A No. 10-214858, wirings are drawn from both of the long sides of the semiconductor chip outward of the driver IC. Therefore, the above configuration cannot be applied to a display panel that has no wiring interposed between a panel end portion and the driver IC.

SUMMARY OF THE INVENTION

The present invention provides a display panel that may suppress increase in area of a driver IC due to increased numbers of input terminals.

A first aspect of the invention is a display panel including: a panel body including a display section; a rectangular driver IC, provided between the display section and a panel end portion of the panel body and disposed with the display section in a longitudinal direction, which drives the display section; a first input terminal group in which input terminals are disposed at intervals along a first long side of the rectangular driver IC that faces the panel end portion; a second input terminal group in which input terminals are disposed at intervals along a second long side of the rectangular driver IC that faces the display section; a first wiring group that is connected to the first input terminal group, that is formed on the panel body between the rectangular driver IC and the panel body, that passes under a first short side of the rectangular driver IC and that extends out from between the rectangular driver IC and the panel body; and a second wiring group that is connected to the second input terminal group, that is formed on the panel body between the rectangular driver IC and the panel body, that passes under the second long side of the rectangular driver IC and that extends out from between the rectangular driver IC and the panel body.

According to the first aspect of the present invention, the first wiring group, that has reduced intervals between the wirings or the smaller width of the wiring than the first input terminal group, is disposed along the first short side in the driver IC. Due thereto, in the first aspect of the present invention, the input terminals of the first input terminal group, that are to be respectively connected to the first wiring group, is disposed, according to the number of the wires of the first wiring group that may be disposed (wired) along the first long side in the driver IC.

Therefore, according to the first aspect of the present invention, the number of input terminals that can be disposed may increase, since the input terminals are disposed along the first long side in the driver IC, when compared with, for example, a case where the first input terminal group is disposed along the first short side in the driver IC. Moreover, the first aspect of the present invention may suppress the increase in area of the driver IC due to increased number of input terminals.

In the display panel according to the first aspect, each of the wirings is not drawn from the first long side in the driver IC to the panel body. Accordingly, the present invention may be particularly effective in a so-called "narrowed edge panel" in which a frame is narrowed by aligning no wire between a panel end portion and the driver IC.

Note that, the term "narrowed edge panel" refers to a panel provided with configuration where no inputting wiring is formed between the driver IC and the panel end portion.

A second aspect of the invention, in the above first aspect, the first input terminal group and the second input terminal group may be sequentially disposed from an end portion of the first short side of the rectangular driver IC; and wirings of the first wiring group that are connected to the input terminals of the first input terminal group and that are disposed further toward a second short side of the rectangular driver IC than the second input terminal group, may extend out from under the second long side of the rectangular driver IC.

According to the above aspect, even when the number of the terminals in the first input terminal group is increased, and some of the wirings in the first wiring group may not extend out from the first short side of the driver IC, some of the wirings in the first wiring group may extend out from the second long side in the driver IC.

A third aspect of the invention, in the above aspects, a width of wirings of the first wiring group that extend out from under the first short side of the rectangular driver IC may be smaller than a width of the input terminals of the first input terminal group and the second input terminal group.

According to the above aspect, when compared with, for example, a case where the first input terminal group is disposed along the first short side of the driver IC, the number of input terminals that can be disposed may be increased, since the width of the wiring in the first wiring group is smaller than width of each terminal. Accordingly, the above aspect of the present invention may suppress the increase in area of the driver IC due to increased number of input terminals.

A fourth aspect of the invention, in the above aspects, intervals between wirings of the first wiring group and intervals between wirings of the second wiring group may be smaller than the intervals between the input terminals of the first input terminal group and the intervals between the input terminals of the second input terminal group.

According to the above aspect, when compared with, for example, a case where the first input terminal group is disposed along the first short side of the driver IC, the number of input terminals that can be disposed may be increased, since the interval between the wirings in the first wiring group is smaller than the interval between the terminals in the first input terminal group. Accordingly, the above aspect of the present invention may suppress the increase in area of the driver IC due to increased number of input terminals.

A fifth aspect of the present invention, in the above aspects, a number of input terminals disposed along both of the long sides of the rectangular driver IC may be larger than a number of input terminals that can be disposed at either short side of the rectangular driver IC.

According to the above aspect, when compared with, for example, a case where the first input terminal group is disposed along the first short side of the driver IC, the increase in area of the driver IC due to increased number of input terminals may be suppressed.

A sixth aspect of the present invention, in the above aspects, the first wiring group may extend from the first input terminal group toward the second input terminal group, then may extend toward the first short side of the rectangular driver IC before reaching the second input terminal group, and may extend under the first short side of the rectangular driver IC; and the second wiring group may extend from the second input terminal group toward the second long side of the rectangular driver IC, and may extend under the second long side of the rectangular driver IC.

According to the above aspect, the first wiring group may be wired in the panel body between the first input terminal group and the second input terminal group of the driver IC.

A seventh aspect of the present invention, in the above aspects, the rectangular driver may IC include a CPU interface and a driving circuit; and the first input terminal group and the second input terminal group may be groups of input terminals for the CPU interface and the power source circuit.

According to the above aspect, the first input terminal group and the second input terminal group may work as groups of input terminals for the CPU interface and the power source circuit.

An eighth aspect of the present invention, in the above aspects, the wirings of the first wiring group and the second wiring group may be transparent electrodes.

According to the above aspect, the first wiring group and the second wiring group may be transparent electrodes.

According to the above aspects, the present invention provides a display panel that may suppress increase in area of a driver IC due to increased numbers of input terminals.

BRIEF DESCRIPTION OF THE DRAWINGS

Exemplary embodiments of the present invention will be described in detail based on the following figures, wherein:

FIG. 1 is a view illustrating the schematic configuration of a display panel according to an exemplary embodiment of the invention;

FIG. 2 is a functional block diagram illustrating the schematic configuration of a driver IC disposed on the display panel shown in FIG. 1;

FIG. 3 is a view illustrating the arrangement of input terminals and output terminals in the driver IC illustrated in FIG. 2;

FIG. 4 is a partially enlarged view of the driver IC enclosed by a dot line X of FIG. 3;

FIG. 5 is a view illustrating the driver IC shown in FIG. 4, turned at 180.degree.; and

FIG. 6 is a partially enlarged view of a conventional driver IC.

DETAILED DESCRIPTION OF THE INVENTION

Hereinbelow, a description will be given of a display panel according to an exemplary embodiment of the present invention with reference to the attached drawings. Note that constituent elements having substantially the same functions will be designated by the same reference numerals throughout the drawings, and their explanations may be omitted.

FIG. 1 is a view showing the schematic configuration of a display panel according to an exemplary embodiment of the invention.

A display panel 10 of the exemplary embodiment according to the present invention includes a panel body 12 formed into a rectangular shape when viewed from the front. At substantially the center of the panel body 12, a rectangular display section 14 is disposed so that a longitudinal direction of the rectangular display section 14 matches with a longitudinal direction of the panel body 12.

One end of each transparent electrode 16, wired to the panel body 12, is connected to the display section 14. To the other end of each transparent electrode 16, a driver IC 18 is connected.

The driver IC 18 is disposed between the display section 14 and a panel end portion 12A of the panel body 12 (i.e., the outer peripheral portion of the panel body 12) so that the driver IC 18 extends along the display section 14 in the longitudinal direction. Namely, the driver IC 18 is disposed so that the longitudinal direction of the driver IC 18 matches with the longitudinal direction of the display section 14. The driver IC 18 outputs a drive signal or the like, to the display section 14 through the plural transparent electrodes 16. Signal is input to the driver IC 18 via plural transparent electrodes 20, that are connected to one end of the driver IC 18, and are connected to the panel body 12.

The other end of each of the plural transparent electrodes 20 is collected within a flexible board 22, to be drawn outward of the panel body 12, and is connected to a CPU (not shown), a voltage source device, or the like.

Note that, in order to achieve a narrowed edge, a space defined between the panel end portion 12A and the driver IC 18 is made minimum by not wiring any transparent electrodes 20 therebetween. On the other hand, spaces for wiring the transparent electrodes 20 are defined in the panel body 12 between the driver IC 18 and the display section 14 or in the panel body 12 in the longitudinal direction of the driver IC 18. Note that the term "narrowed edge panel" refers to a panel that has a configuration in which inputting transparent electrodes 20 (wirings) are not disposed between the driver IC 18 and the panel end portion 12A, in order to reduce the area of the panel body 12. In general, a signal is input into the driver IC 18 from the outside of the display panel 10 via the transparent electrodes 20. In this case, the flexible board 22, for example, is overlapped on the side of the panel 12, and the driver IC 18 is electrically connected to the transparent electrodes 20. Accordingly, when the transparent electrodes 20 are drawn between the driver IC 18 and the panel end portion 12A, it is necessary to secure the space for the overlap between the driver IC 18 and the panel end portion 12A, which may result in increase of area of the panel body. Therefore, in the conventional display panel, the increase in area of the panel body 12 has been suppressed by interposing no transparent electrode 20 between the driver IC 18 and the panel end portion 12A.

Note that, since the length of the display section 14 in the longitudinal direction is generally longer than the longitudinal direction of the driver IC 18, the transparent electrodes 20 are drawn in a horizontal space of the driver IC 18.

Next, the driver IC 18 of an exemplary embodiment of the present invention is described in detail.

FIG. 2 is a functional block diagram illustrating the schematic configuration of the driver IC 18.

The driver IC 18 includes a CPU interface 100, a control circuit 102, a power source circuit 104, and a driving circuit 106.

The CPU interface 100 receives an input signal from the CPU (not shown), via the transparent electrodes 20 (i.e., signal wirings), and transmits data based on the input signal to the control circuit 102.

The control circuit 102 produces display data based on the data received from the CPU interface 100, and transmits the display data to the driving circuit 106.

On the other hand, the power source circuit 104 receives a voltage from the voltage source device (not shown), via the plural transparent electrodes 20 (i.e., power source wirings), generates a voltage required for the driving circuit 106, and supplies the required voltage to the driving circuit 106.

The driving circuit 106 outputs the voltage generated in the power source circuit 104 and an output signal, in accordance with the display data, to the display section 14 in a desired drive waveform, via the plural transparent electrodes 16.

FIG. 3 is a view showing the arrangement of input terminals and output terminals in the driver IC 18. Note that the wirings connected to each of the terminals are omitted in FIG. 3.

Output terminals 200 are the output terminals for the driving circuit 106 in the driver IC 18, that outputs the signal in the above desired drive waveform. In order to provide a narrowed edge, the plural output terminals 200 are disposed along a long side 18A facing the display section 14 in the driver IC 18. The other ends of the above plural transparent electrodes 16 are connected to the output terminals 200, respectively.

In contrast, input terminals 202 are the input terminals for the CPU interface 100 and the power source circuit 104 in the driver IC 18, that receives the signals from the CPU (not shown) or the voltage from the voltage source device (not shown). The plural input terminals 202 are disposed at intervals along the first long side 18B of the driver IC 18 that faces the panel end portion 12A, and are disposed at intervals along the second long side 18A of the driver IC 18 that faces the display section 14.

Hereinafter, the plural input terminals 202 disposed with intervals along the first long side 18B of the driver IC 18 that faces the panel end portion 12A are referred to as a first input terminal group 204. Further, the plural input terminals 202 disposed at intervals along the second long side 18A of the driver IC 18 that faces the display section 14 are referred to as a second input terminal group 206.

In order to suppress an increase in area of the driver IC 18, it is preferred to sequentially dispose the first input terminal group 204 and the second input terminal group 206 from the first short side 18C (a left short side in FIG. 3) of the driver IC 18, and is preferred not form a group of input terminals or the like on the second short side 18D (a right short side in FIG. 3) of the driver IC 18. However, a dummy terminal may be disposed on the second short side 18D of the driver IC 18 to enhance adhesion strength. Further, counterparts of the input terminal group formed on the first short side 18C of the driver IC 18 may be formed on the second short side 18D of the driver IC 18.

FIG. 4 is a partially enlarged view of the driver IC 18 enclosed by a dot line X of FIG. 3.

The plural transparent electrodes 20 are connected to the first input terminal group 204. Note that, hereinafter, the transparent electrodes 20 connected to the first input terminal group 204 are referred to as a first wiring group 300.

The first wiring group 300 is formed on the panel body 12 between the driver IC 18 and the panel body 12. Further, the first wiring group 300 extends from the first input terminal group 204 toward the second input terminal group 206, then extends toward the first short side 18C of the driver IC 18 on the way toward the second input terminal group 206, and then extends out from between the driver IC 18 and the panel body 12 through under the first short side 18C of the driver IC 18. In this case, a wiring that extends from the input terminal 202 formed right side of a certain input terminal 202 (i.e., on the second short side 18D side) circumvents a wiring drawn from the input terminal 202 formed left side (i.e., on the first short side 18C side of the driver IC 18), and extends leftward above the wiring drawn from the input terminal 202 formed on the left (i.e., on the second long side 18A side of the driver IC 18).

Note that some of the wirings (i.e., a wiring arranged lowermost in FIG. 4) in the first wiring group 300 extends immediately toward the first short side 18 of the driver IC 18 without extending from the first input terminal group 204 toward the second input terminal group 206, and extends out from under the short side 18C.

Further, the width of the wiring in the first wiring group 300 that extends under the first short side 18C of the driver IC 18 is formed smaller than width of the terminals in the first input terminal group 204 and the second input terminal group 206.

Furthermore, the intervals between the wirings that extend from under the first short side 18C of the driver IC 18 in the first wiring group 300 is formed smaller than the intervals between the terminals of the first input terminal group 204.

On the other hand, rests of the above plural transparent electrodes 20 are connected to the second input terminal group 206. Note that, hereinafter, the transparent electrodes 20 connected to the second input terminal group 206 are referred to as a second wiring group 302.

The second wiring group 302 is formed on the panel body 12 between the driver IC 18 and the panel body 12. Further, the second wiring group 302 extends from the second input terminal group 206 toward the second long side 18A of the driver IC 18, and then extends from between the driver IC 18 and the panel body 12 through under the second long side 18A of the driver IC 18. Note that, some of wiring in the second wiring group 302 (i.e., a wiring arranged lowermost in the second wiring group 302 in FIG. 4) does not extend from the second long side 18A to the panel body 12, but extends from under the first short side 18C of the driver IC 18, as the first wiring group 300.

The interval between the wirings of the second wiring group 302 is made smaller than the intervals between the terminals of the second input terminal group 206.

When connecting the first wiring group 300 to the first input terminal group 204, while designing the display panel 10, the input terminal 202 nearest to the first short side 18C of the first input terminal group 204 is first connected. At this time, the number of wirings to be connected to the input terminals 202 is the number of wirings that can pass between the first input terminal group 204 and the second input terminal group 206, or less. Note that, in FIG. 4, maximum number of wirings that can pass between the first input terminal group 204 and the second input terminal group 206 are wired. Further, when connecting the second wiring group 302 to the second input terminal group 206, it is wired from between the first input terminal group 204 and the second input terminal group 206 if there still remains a space capable of allowing the wiring to pass therebetween. However, if there remains no space, it is wired from the second input terminal group 206 toward the second long side 18A of the driver IC 18.

Next, explanation will be made on a configuration of a comparative example. The comparative example used herein illustrates the configuration of a conventional driver IC. FIG. 6 is a partially enlarged view of a driver IC in the comparative example. In a driver IC 500 of the comparative example (hereinafter referred to as a comparative driver IC 500), input terminals 502 are disposed at intervals along the first short side 500C of the comparative driver IC 500. In the case where the number of input terminals 502 is large such that the input terminals 502 cannot be disposed along the first short side 500C, the input terminals 502 are disposed at intervals along a long side 500A on the side of a display section 14 in the comparative driver IC 500. In this case, the number of the input terminals 502 that can be disposed along the first short side 500C of the comparative driver IC 500 depends upon, not the intervals between wirings 504 connected to each of the input terminals 502, but the intervals between the input terminals 502 or the width of the input terminal 502. Further, when the number of the input terminals 502 that cannot be disposed along the first short side 500C increases, length of the long side 500A, in which the input terminals 502 are disposed, increases. Accordingly, the area of the comparative driver IC 500 increases.

On the other hand, according to the exemplary embodiment of the invention, the first wiring group 300, having intervals or width that are smaller than the intervals or the width of the input terminals of the first input terminal group 204, is disposed along the short side 18C of the driver IC 18. Due thereto, according to the number of wires of the first wiring group 300 that can be disposed along the first short side 18C of the driver IC 18, input terminals of the first input terminal group 204 can be disposed along the first long side 18B of the driver IC 18.

Accordingly, in comparison with the comparative driver IC 500, in which the input terminals 502 are disposed along the first short side 500C of the comparative driver IC 500, the input terminals 202 are disposed along the first long side 18B of the driver IC 18, so that the number of input terminals 202 that can be disposed increases. Therefore, the present invention may suppress the increase in area of the driver IC 18 due to increased number of input terminals 202.

Namely, in the exemplary embodiment of the present invention, since the first input terminal group 204 and the second input terminal group 206 are disposed along the long sides 18A and 18B of the driver IC 18 respectively, the area of the driver IC 18 also increases due to the increased number of input terminals 202. However, in the comparative example, when the number the input terminals 502 (i.e., the input terminals 502 disposed along the long side 500A of the driver IC 500) exceeds the number of input terminals 502 that can be disposed along the short side 500C (namely, when the entire number exceeds 14 in FIG. 6), the present invention may suppress the increase in area of the driver IC 18 due to increased number of input terminals 202, by the reduced amount of the intervals between the wirings or the width of the wiring of the first wiring group 300.

Further, according to the exemplary embodiment, even when the driver IC 18 shown in FIG. 4 is turned at 180.degree., the wirings can be fixedly wired in the panel body 12, as shown in FIG. 5. Therefore, both of right and left alignments can be coped with (FIG. 4 and FIG. 5) even when no wiring can be wired between the driver IC 18 and the panel end portion 12A.

The present invention is not limited to the above exemplary embodiment, and various modifications, alterations, and improvements can be implemented.

For example, a case where the wirings connected to the first input terminal group 204 and the second input terminal group 206 are the transparent electrodes has been described, the wirings may not be transparent. In addition, materials of the electrodes are not particularly limited, as long as they are conductive.

Moreover, in FIG. 4, a case where the first wiring group 300 extends from the first input terminal group 204 toward the second input terminal group 206, extends toward the first short side 18C of the driver IC 18 on the way toward the second input terminal group 206, and extends out from the short side 18C to the panel body 12, has been described. However, as long as the first wiring group 300 is extended from the short side 18C to the panel body 12, its arrangement or shape under below the driver IC 18 may take any aspects. For example, the first wiring group 300 may extend from the first input terminal group 204 toward the short side 18C with a curve.

Further, as shown in FIG. 5, in a case where the number of input terminals 202 formed downside becomes larger than the number of input terminals 202 formed upside, a configuration in which the wirings extending from input terminals 202 by the number of excessive input terminals leftward are extended from upside can be applied to the case where wiring are extended from leftward, as shown in FIG. 4.

Note that, although the input terminals 202 are disposed with the equal intervals in FIG. 4, it is preferable to form input terminals with separate intervals rather than equal intervals in consideration of a crosstalk with an adjacent terminal.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed