Zschatzsch; Gerd

Patent Applications and Registrations

Patent applications and USPTO patent grants for Zschatzsch; Gerd.The latest application filed is for "devices with fully and partially silicided gate structures in gate first cmos technologies".

Company Profile

0.5.9

Zschatzsch; Gerd - Dresden DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated circuits with resistor structures formed from gate metal and methods for fabricating same Grant 9,530,770 - Romanescu , et al. December 27, 2	2016-12-27
Devices With Fully And Partially Silicided Gate Structures In Gate First Cmos Technologies App 20160204217 - Javorka; Peter ; et al.	2016-07-14
Highly conformal extension doping in advanced multi-gate devices Grant 9,368,513 - Zschatzsch , et al. June 14, 2	2016-06-14
Selective FuSi gate formation in gate first CMOS technologies Grant 9,349,734 - Javorka , et al. May 24, 2	2016-05-24
Forming transistors without spacers and resulting devices Grant 9,324,831 - Zschatzsch , et al. April 26, 2	2016-04-26
Highly Conformal Extension Doping In Advanced Multi-gate Devices App 20160071886 - Zschatzsch; Gerd ; et al.	2016-03-10
Methods Of Making Integrated Circuits And Components Thereof App 20160064515 - Zschatzsch; Gerd ; et al.	2016-03-03
Integrated Circuits With A Bowed Substrate, And Methods For Producing The Same App 20160064513 - Richter; Ralf ; et al.	2016-03-03
SELECTIVE FuSi GATE FORMATION IN GATE FIRST CMOS TECHNOLOGIES App 20160064382 - Javorka; Peter ; et al.	2016-03-03
Forming Transistors Without Spacers And Resulting Devices App 20160049494 - ZSCHATZSCH; Gerd ; et al.	2016-02-18
Methods of making integrated circuits and components thereof Grant 9,257,530 - Zschatzsch , et al. February 9, 2	2016-02-09
Forming A Vertical Capacitor And Resulting Device App 20160035818 - HOENTSCHEL; Jan ; et al.	2016-02-04
Integrated Circuits Having Improved Contacts And Methods For Fabricating Same App 20150372100 - Zschatzsch; Gerd ; et al.	2015-12-24
Integrated Circuits With Resistor Structures Formed From Gate Metal And Methods For Fabricating Same App 20150311272 - Romanescu; Alexandru ; et al.	2015-10-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.