Zimmerman; David J.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Zimmerman; David J..The latest application filed is for "dynamic partial power down of memory-side cache in a 2-level memory hierarchy".
Company Profile
10.43.48
- Zimmerman; David J. - El Dorado Hills CA
- Zimmerman; David J - El Dorado Hills CA US
- Zimmerman; David J. - Folsom CA US
- - El Dorado Hills CA US
- Zimmerman; David J. - US
Patent Activity
| Patent | Date |
|---|---|
| Dynamic partial power down of memory-side cache in a 2-level memory hierarchy Grant 11,200,176 - Ramanujan , et al. December 14, 2 | 2021-12-14 |
| Dynamic Partial Power Down Of Memory-side Cache In A 2-level Memory Hierarchy App 20210056035 - RAMANUJAN; Raj K. ; et al. | 2021-02-25 |
| Dynamic partial power down of memory-side cache in a 2-level memory hierarchy Grant 10,795,823 - Ramanujan , et al. October 6, 2 | 2020-10-06 |
| Apparatus and method for implementing a multi-level memory hierarchy Grant 10,719,443 - Ramanujan , et al. | 2020-07-21 |
| Write data mask for power reduction Grant 10,541,009 - Zimmerman , et al. Ja | 2020-01-21 |
| Adaptive configuration of non-volatile memory Grant 10,504,591 - Qawami , et al. Dec | 2019-12-10 |
| Apparatus And Method For Implementing A Multi-level Memory Hierarchy App 20190220406 - RAMANUJAN; Raj K. ; et al. | 2019-07-18 |
| Boundary scan chain for stacked memory Grant 10,347,354 - Zimmerman July 9, 2 | 2019-07-09 |
| Apparatus and method for implementing a multi-level memory hierarchy Grant 10,241,912 - Ramanujan , et al. | 2019-03-26 |
| Adaptive Configuration Of Non-volatile Memory App 20190057737 - QAWAMI; Shekoufeh ; et al. | 2019-02-21 |
| Write Data Mask For Power Reduction App 20190035437 - ZIMMERMAN; DAVID J. ; et al. | 2019-01-31 |
| Adaptive configuration of non-volatile memory Grant 10,026,475 - Qawami , et al. July 17, 2 | 2018-07-17 |
| Interface for storage device access over memory bus Grant 10,025,737 - Qawami , et al. July 17, 2 | 2018-07-17 |
| Integrated circuit defect detection and repair Grant 9,922,725 - Querbach , et al. March 20, 2 | 2018-03-20 |
| Apparatus And Method For Implementing A Multi-level Memory Hierarchy App 20170249250 - RAMANUJAN; Raj K. ; et al. | 2017-08-31 |
| Boundary Scan Chain For Stacked Memory App 20170169900 - Zimmerman; David J. | 2017-06-15 |
| Integrated Circuit Defect Detection And Repair App 20170084351 - QUERBACH; Bruce ; et al. | 2017-03-23 |
| Apparatus and method for implementing a multi-level memory hierarchy Grant 9,600,416 - Ramanujan , et al. March 21, 2 | 2017-03-21 |
| Integrated circuit defect detection and repair Grant 9,564,245 - Querbach , et al. February 7, 2 | 2017-02-07 |
| Integrated circuit defect detection and repair Grant 9,548,137 - Querbach , et al. January 17, 2 | 2017-01-17 |
| Boundary scan chain for stacked memory Grant 9,476,940 - Zimmerman October 25, 2 | 2016-10-25 |
| Bad block management mechanism Grant 9,418,700 - Ramanujan , et al. August 16, 2 | 2016-08-16 |
| Adaptive Configuration Of Non-volatile Memory App 20160203864 - QAWAMI; SHEKOUFEH ; et al. | 2016-07-14 |
| Apparatus and method for implementing a multi-level memory hierarchy over common memory channels Grant 9,317,429 - Ramanujan , et al. April 19, 2 | 2016-04-19 |
| Adaptive configuration of non-volatile memory Grant 9,195,589 - Qawami , et al. November 24, 2 | 2015-11-24 |
| On chip redundancy repair for memory devices Grant 9,158,619 - Kobla , et al. October 13, 2 | 2015-10-13 |
| Interface For Storage Device Access Over Memory Bus App 20150269100 - Qawami; Shekoufeh ; et al. | 2015-09-24 |
| Input/output delay testing for devices utilizing on-chip delay generation Grant 9,110,134 - Mak , et al. August 18, 2 | 2015-08-18 |
| Integrated Circuit Defect Detection And Repair App 20150187436 - QUERBACH; Bruce ; et al. | 2015-07-02 |
| Integrated Circuit Defect Detection And Repair App 20150187439 - Querbach; Bruce ; et al. | 2015-07-02 |
| Testing A Wide Functional Interface Of A Device Integrated On An Sip Without Dedicated Test Pins App 20150187410 - Nelson; Christopher J ; et al. | 2015-07-02 |
| Interface for storage device access over memory bus Grant 9,064,560 - Qawami , et al. June 23, 2 | 2015-06-23 |
| Low speed access to DRAM Grant 9,036,718 - Zimmerman , et al. May 19, 2 | 2015-05-19 |
| Pipeline architecture for scalable performance on memory Grant 8,909,849 - Sundaram , et al. December 9, 2 | 2014-12-09 |
| Method and system for error management in a memory device Grant 8,862,973 - Bains , et al. October 14, 2 | 2014-10-14 |
| Dynamic Partial Power Down Of Memory-side Cache In A 2-level Memory Hierarchy App 20140304475 - Ramanujan; Raj K ; et al. | 2014-10-09 |
| Method, system and apparatus for evaluation of input/output buffer circuitry Grant 8,843,794 - Nelson , et al. September 23, 2 | 2014-09-23 |
| Input/output Delay Testing For Devices Utilizing On-chip Delay Generation App 20140189457 - Mak; Tak M. ; et al. | 2014-07-03 |
| Apparatus And Method For Implementing A Multi-level Memory Hierarchy App 20140129767 - Ramanujan; Raj K ; et al. | 2014-05-08 |
| Boundary Scan Chain For Stacked Memory App 20140122952 - Zimmerman; David J. | 2014-05-01 |
| Low Speed Access To Dram App 20140108696 - Zimmerman; David J. ; et al. | 2014-04-17 |
| Method, System And Apparatus For Evaluation Of Input/output Buffer Circuitry App 20140089752 - Nelson; Christopher J. ; et al. | 2014-03-27 |
| Interface For Storage Device Access Over Memory Bus App 20140075107 - Qawami; Shekoufeh ; et al. | 2014-03-13 |
| Boundary scan chain for stacked memory Grant 8,645,777 - Zimmerman February 4, 2 | 2014-02-04 |
| On Chip Redundancy Repair For Memory Devices App 20140013185 - Kobla; Darshan ; et al. | 2014-01-09 |
| Bad Block Management Mechanism App 20140006848 - RAMANUJAN; RAJ K. ; et al. | 2014-01-02 |
| Low speed access to DRAM Grant 8,619,883 - Zimmerman , et al. December 31, 2 | 2013-12-31 |
| Low speed access to DRAM Grant 08619883 - | 2013-12-31 |
| Adaptive Configuration Of Non-volatile Memory App 20130339589 - Qawami; Shekoufeh ; et al. | 2013-12-19 |
| Interface for storage device access over memory bus Grant 8,607,089 - Qawami , et al. December 10, 2 | 2013-12-10 |
| Apparatus And Method For Implementing A Multi-level Memory Hierarchy Over Common Memory Channels App 20130275682 - Ramanujan; Raj K. ; et al. | 2013-10-17 |
| Boundary Scan Chain For Stacked Memory App 20130173971 - Zimmerman; David J. | 2013-07-04 |
| Method And System For Error Management In A Memory Device App 20130117641 - Bains; Kuljit S. ; et al. | 2013-05-09 |
| Interface for Storage Device Access Over Memory Bus App 20120297231 - Qawami; Shekoufeh ; et al. | 2012-11-22 |
| Pipeline Architecture For Scalable Performance On Memory App 20120120722 - Sundaram; Rajesh ; et al. | 2012-05-17 |
| Method And System For Error Management In A Memory Device App 20110138261 - BAINS; KULJIT S. ; et al. | 2011-06-09 |
| Defining pin functionality at device power on Grant 7,644,250 - Zimmerman , et al. January 5, 2 | 2010-01-05 |
| Low speed access to dram App 20090316800 - Zimmerman; David J. ; et al. | 2009-12-24 |
| Low speed access to DRAM Grant 7,580,465 - Zimmerman , et al. August 25, 2 | 2009-08-25 |
| IO self test method and apparatus for memory Grant 7,519,891 - Zimmerman April 14, 2 | 2009-04-14 |
| Defining pin functionality at device power on App 20080002336 - Zimmerman; David J. ; et al. | 2008-01-03 |
| IO self test method and apparatus for memory App 20070089006 - Zimmerman; David J. | 2007-04-19 |
| Low speed access to DRAM App 20070002938 - Zimmerman; David J. ; et al. | 2007-01-04 |
Company Registrations
| SEC | 0001378046 | Zimmerman David J |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 