loadpatents
name:-0.01596212387085
name:-0.011897087097168
name:-0.0071649551391602
ZHONG; Tina C. Patent Filings

ZHONG; Tina C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for ZHONG; Tina C..The latest application filed is for "memory system architecture for multi-threaded processors".

Company Profile
5.9.14
  • ZHONG; Tina C. - Portland OR
  • Zhong; Tina C. - Gilbert AZ
  • Zhong; Tina C. - Chandler AZ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory System Architecture For Multi-threaded Processors
App 20210389984 - PAWLOWSKI; Robert ;   et al.
2021-12-16
Memory system architecture for multi-threaded processors
Grant 11,106,494 - Pawlowski , et al. August 31, 2
2021-08-31
External resource discovery and coordination in a data center
Grant 10,929,330 - Chen , et al. February 23, 2
2021-02-23
Method to coordinate system boot and reset flows and improve reliability, availability and serviceability (RAS) among multiple chipsets
Grant 10,620,966 - Zhong , et al.
2020-04-14
Memory System Architecture For Multi-threaded Processors
App 20200104164 - PAWLOWSKI; Robert ;   et al.
2020-04-02
Micro-architectural techniques to minimize companion die firmware loading times in a server platform
Grant 10,496,565 - Enamandram , et al. De
2019-12-03
Method To Coordinate System Boot And Reset Flows And Improve Reliability, Availability And Serviceability (ras) Among Multiple Chipsets
App 20190095224 - Zhong; Tina C. ;   et al.
2019-03-28
Micro-architectural Techniques To Minimize Companion Die Firmware Loading Times In A Server Platform
App 20190042514 - ENAMANDRAM; Anand K. ;   et al.
2019-02-07
External Resource Discovery and Coordination in a Data Center
App 20190004989 - Chen; Chih-Cheh ;   et al.
2019-01-03
On-die logic analyzer for semiconductor die
Grant 8,799,728 - Zhong , et al. August 5, 2
2014-08-05
On-die Logic Analyzer For Semiconductor Die
App 20140053026 - Zhong; Tina C. ;   et al.
2014-02-20
On-die logic analyzer for semiconductor die
Grant 8,589,745 - Zhong , et al. November 19, 2
2013-11-19
On-die logic analyzer for semiconductor die
Grant 8,543,776 - Zhong , et al. September 24, 2
2013-09-24
On-Die Logic Analyzer For Semiconductor Die
App 20130103987 - Zhong; Tina C. ;   et al.
2013-04-25
On-Die Logic Analyzer For Semiconductor Die
App 20130054931 - Zhong; Tina C. ;   et al.
2013-02-28
On-die logic analyzer for semiconductor die
Grant 8,327,198 - Zhong , et al. December 4, 2
2012-12-04
On-Die Logic Analyzer For Semiconductor Die
App 20110041017 - Zhong; Tina C. ;   et al.
2011-02-17
Arbitrating virtual channel transmit queues in a switched fabric network
App 20060140126 - Zhong; Tina C. ;   et al.
2006-06-29
Arbitration in a multi-protocol environment
App 20060101178 - Zhong; Tina C. ;   et al.
2006-05-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed