loadpatents
name:-0.015879154205322
name:-0.028908967971802
name:-0.015634059906006
Zejda; Jindrich Patent Filings

Zejda; Jindrich

Patent Applications and Registrations

Patent applications and USPTO patent grants for Zejda; Jindrich.The latest application filed is for "neural network operation reordering for parallel execution".

Company Profile
17.24.16
  • Zejda; Jindrich - Saratoga CA
  • Zejda; Jindrich - Sunnyvale CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Host-directed multi-layer neural network processing via per-layer work requests
Grant 11,429,848 - Ng , et al. August 30, 2
2022-08-30
Image preprocessing for generalized image processing
Grant 11,386,644 - Delaye , et al. July 12, 2
2022-07-12
Neural network layer-by-layer debugging
Grant 11,308,396 - Zejda , et al. April 19, 2
2022-04-19
Re-targetable interface for data exchange between heterogeneous systems and accelerator abstraction into software instructions
Grant 11,204,747 - Zejda , et al. December 21, 2
2021-12-21
Synchronization of concurrent computation engines
Grant 11,175,919 - Minkin , et al. November 16, 2
2021-11-16
Neural Network Operation Reordering For Parallel Execution
App 20210247984 - Huynh; Jeffrey T. ;   et al.
2021-08-12
Synchronization of concurrent computation engines
Grant 11,061,654 - Borkovic , et al. July 13, 2
2021-07-13
Software-defined buffer/transposer for general matrix multiplication in a programmable IC
Grant 11,036,827 - Zejda , et al. June 15, 2
2021-06-15
Hierarchical Partitioning Of Operators
App 20210158131 - Jain; Animesh ;   et al.
2021-05-27
Neural network operation reordering for parallel execution
Grant 11,016,775 - Huynh , et al. May 25, 2
2021-05-25
Compile-time scheduling
Grant 11,003,429 - Zejda , et al. May 11, 2
2021-05-11
Software-driven design optimization for fixed-point multiply-accumulate circuitry
Grant 10,943,039 - Sirasao , et al. March 9, 2
2021-03-09
Synchronization of concurrent computation engines
Grant 10,922,146 - Minkin , et al. February 16, 2
2021-02-16
Neural Network Operation Reordering For Parallel Execution
App 20200409717 - Huynh; Jeffrey T. ;   et al.
2020-12-31
Neural Network Layer-by-layer Debugging
App 20200410354 - Zejda; Jindrich ;   et al.
2020-12-31
Fast context switching for computational networks
Grant 10,846,621 - Huang , et al. November 24, 2
2020-11-24
Performance debug for networks
Grant 10,846,201 - Diamant , et al. November 24, 2
2020-11-24
Synchronization of computation engines with non-blocking instructions
Grant 10,761,822 - Borkovic , et al. Sep
2020-09-01
Software-driven design optimization for mapping between floating-point and fixed-point multiply accumulators
Grant 10,678,509 - Settle , et al.
2020-06-09
Sparse matrix processing circuitry
Grant 10,572,409 - Zejda , et al. Feb
2020-02-25
Data format suitable for fast massively parallel general matrix multiplication in a programmable IC
Grant 10,515,135 - Zejda , et al. Dec
2019-12-24
Software-defined memory bandwidth reduction by hierarchical stream buffering for general matrix multiplication in a programmable IC
Grant 10,354,733 - Zejda , et al. July 16, 2
2019-07-16
Fast Context Switching For Computational Networks
App 20190179795 - Huang; Randy ;   et al.
2019-06-13
Neural Network Processing System Having Host Controlled Kernel Acclerators
App 20190114535 - Ng; Aaron ;   et al.
2019-04-18
Host-directed Multi-layer Neural Network Processing Via Per-layer Work Requests
App 20190114538 - Ng; Aaron ;   et al.
2019-04-18
Image Preprocessing For Generalized Image Processing
App 20190114499 - Delaye; Elliott ;   et al.
2019-04-18
Static Block Scheduling In Massively Parallel Software Defined Hardware Systems
App 20190114548 - Wu; Yongjun ;   et al.
2019-04-18
Machine Learning Runtime Library For Neural Network Acceleration
App 20190114533 - Ng; Aaron ;   et al.
2019-04-18
Multi-layer Neural Network Processing By A Neural Network Accelerator Using Host Communicated Merged Weights And A Package Of Per-layer Instructions
App 20190114529 - Ng; Aaron ;   et al.
2019-04-18
Representation of complex timing characteristics of startpoint-endpoint pairs in a circuit design
Grant 9,842,187 - Zejda , et al. December 12, 2
2017-12-12
Multiple-power-domain static timing analysis
Grant 8,321,824 - Zejda , et al. November 27, 2
2012-11-27
Integrated single spice deck sensitization for gate level tools
Grant 8,091,049 - Zejda , et al. January 3, 2
2012-01-03
Distorted waveform propagation and crosstalk delay analysis using multiple cell models
Grant 7,861,198 - Ding , et al. December 28, 2
2010-12-28
Multiple-power-domain Static Timing Analysis
App 20100281444 - Zejda; Jindrich ;   et al.
2010-11-04
Integrated Single Spice Deck Sensitization For Gate Level Tools
App 20100005429 - Zejda; Jindrich ;   et al.
2010-01-07
Distorted Waveform Propagation and Crosstalk Delay Analysis Using Multiple Cell Models
App 20090089729 - Ding; Li ;   et al.
2009-04-02
Method and apparatus for detecting and analyzing the propagation of noise through an integrated circuit
Grant 7,263,676 - Gyure , et al. August 28, 2
2007-08-28
Method and apparatus for characterizing the propagation of noise through a cell in an integrated circuit
Grant 7,007,252 - Gyure , et al. February 28, 2
2006-02-28
Method and apparatus for characterizing the propagation of noise through a cell in an integrated circuit
App 20040205680 - Gyure, Alexander ;   et al.
2004-10-14
Method and apparatus for detecting and analyzing the propagation of noise through an integrated circuit
App 20040205682 - Gyure, Alexander ;   et al.
2004-10-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed