Zavadsky; Vyacheslav L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Zavadsky; Vyacheslav L..The latest application filed is for "integrated circuit analysis systems and methods".

Company Profile

0.10.9

Zavadsky; Vyacheslav L. - Ottawa N/A CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated circuit analysis systems and methods Grant 8,701,058 - Zavadsky , et al. April 15, 2	2014-04-15
Method of local tracing of connectivity and schematic representations produced therefrom Grant 8,606,041 - Keyes , et al. December 10, 2	2013-12-10
Integrated circuit characterisation system and method Grant 7,899,640 - Zavadsky , et al. March 1, 2	2011-03-01
Method of design analysis of existing integrated circuits Grant 7,873,203 - Zavadsky , et al. January 18, 2	2011-01-18
Integrated Circuit Analysis Systems And Methods App 20100325593 - Zavadsky; Vyacheslav L. ; et al.	2010-12-23
Method and apparatus for removing uneven brightness in an image Grant 7,751,643 - Zavadsky , et al. July 6, 2	2010-07-06
Integrated Circuit Characterisation System And Method App 20100030497 - Zavadsky; Vyacheslav L. ; et al.	2010-02-04
Method of design analysis of existing integrated circuits Grant 7,643,665 - Zavadsky , et al. January 5, 2	2010-01-05
Method of design analysis of existing integrated circuits Grant 7,580,557 - Zavadsky , et al. August 25, 2	2009-08-25
Method Of Local Tracing Of Connectivity And Schematic Representations Produced Therefrom App 20090092285 - Keyes; Edward ; et al.	2009-04-09
Method of Design Analysis of Existing Integrated Circuits App 20080317328 - Zavadsky; Vyacheslav L. ; et al.	2008-12-25
Method of Design Analysis of Existing Integrated Circuits App 20080317327 - Zavadsky; Vyacheslav L. ; et al.	2008-12-25
Net-list organization tools App 20070256037 - Zavadsky; Vyacheslav L. ; et al.	2007-11-01
Method and apparatus for locating short circuit faults in an integrated circuit layout Grant 7,207,018 - Zavadsky , et al. April 17, 2	2007-04-17
Method of design analysis of existing integrated circuits App 20060045325 - Zavadsky; Vyacheslav L. ; et al.	2006-03-02
Method and apparatus for removing uneven brightness in an image App 20060034540 - Zavadsky; Vyacheslav L. ; et al.	2006-02-16
Method and apparatus for locating short circuit faults in an integrated circuit layout App 20060031792 - Zavadsky; Vyacheslav L. ; et al.	2006-02-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.