ZANOTTI; Luca

Patent Applications and Registrations

Patent applications and USPTO patent grants for ZANOTTI; Luca.The latest application filed is for "method of fabrication of an integrated thermoelectric converter, and integrated thermoelectric converter thus obtained".

Company Profile

0.7.9

ZANOTTI; Luca - Agrate Brianza IT
Zanotti; Luca - Crema IT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method Of Fabrication Of An Integrated Thermoelectric Converter, And Integrated Thermoelectric Converter Thus Obtained App 20210359189 - FERRARI; Paolo ; et al.	2021-11-18
Thermoelectric Generator App 20210242387 - FERRARI; Paolo ; et al.	2021-08-05
Process For Manufacturing A Micromechanical Structure Having A Buried Area Provided With A Filter App 20150175410 - Ferrera; Marco ; et al.	2015-06-25
Process for manufacturing a micromechanical structure having a buried area provided with a filter Grant 9,061,248 - Ferrera , et al. June 23, 2	2015-06-23
Process for manufacturing a micromechanical structure having a buried area provided with a filter Grant 8,633,553 - Ferrera , et al. January 21, 2	2014-01-21
Method of fabrication of plastic film supported single crystal silicon photovoltaic cell structure Grant 8,124,865 - Montanini , et al. February 28, 2	2012-02-28
Process For Manufacturing A Micromechanical Structure Having A Buried Area Provided With A Filter App 20120018819 - Ferrera; Marco ; et al.	2012-01-26
Plastic film supported single crystal silicon photovoltaic cell structure and method of fabrication App 20060118164 - Montanini; Pietro ; et al.	2006-06-08
Process of final passivation of an integrated circuit device Grant 6,888,225 - De Santi , et al. May 3, 2	2005-05-03
Process of final passivation of an integrated circuit device App 20030122221 - De Santi, Giorgio ; et al.	2003-07-03
Process for the production of a semiconductor device having better interface adhesion between dielectric layers Grant 6,531,714 - Bacchetta , et al. March 11, 2	2003-03-11
Low rate removal etch process in the manufacture of semiconductor integrated devices using a dielectric film deposition chamber App 20010017286 - Zanotti, Luca	2001-08-30
Non-volatile memory device and manufacturing process thereof App 20010004119 - Foraboschi, Alessandra ; et al.	2001-06-21
Process Of Final Passivation Of An Integrated Circuit Device App 20010001727 - DE SANTI, GIORGIO ; et al.	2001-05-24
Adhesion between dielectric layers in an integrated circuit Grant 5,627,403 - Bacchetta , et al. May 6, 1	1997-05-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.