Zaidi; Zainab Nasreen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Zaidi; Zainab Nasreen.The latest application filed is for "systems and methods for implementing an intelligence processing computing architecture".

Company Profile

8.4.9

Zaidi; Zainab Nasreen - Austin TX
Zaidi; Zainab Nasreen - Raleigh NC

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Systems And Methods For Implementing An Intelligence Processing Computing Architecture App 20220276983 - Fick; David ; et al.	2022-09-01
Systems and methods for implementing an intelligence processing computing architecture Grant 11,360,932 - Fick , et al. June 14, 2	2022-06-14
Systems And Methods For Implementing Redundancy For Tile-based Intelligence Processing Computing Architecture App 20210280266 - Parikh; Malav ; et al.	2021-09-09
Systems and methods for implementing redundancy for tile-based intelligence processing computing architecture Grant 11,049,586 - Parikh , et al. June 29, 2	2021-06-29
Systems And Methods For Implementing Redundancy For Tile-based Intelligence Processing Computing Architecture App 20210158889 - Parikh; Malav ; et al.	2021-05-27
Systems And Methods For Implementing An Intelligence Processing Computing Architecture App 20200192858 - Fick; David ; et al.	2020-06-18
Systems and methods for implementing an intelligence processing computing architecture Grant 10,606,797 - Fick , et al.	2020-03-31
Systems And Methods For Implementing An Intelligence Processing Computing Architecture App 20200012616 - Fick; David ; et al.	2020-01-09
Systems And Methods For Implementing An Intelligence Processing Computing Architecture App 20200012617 - Fick; David ; et al.	2020-01-09
Systems and methods for implementing an intelligence processing computing architecture Grant 10,521,395 - Fick , et al. Dec	2019-12-31
Method And Apparatus For Preemptively Scaling Transactions To Minimize Power Virus Effects App 20190094939 - Yeager; Hans ; et al.	2019-03-28
Self-test Engine For Network On Chip App 20190089619 - YEAGER; Hans ; et al.	2019-03-21
Selective Insertion Of A Deadlock Recovery Buffer In A Bus Interconnect For Deadlock Recovery App 20190020586 - Karanam; Ravi ; et al.	2019-01-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.