Zabberoni; Paola

Patent Applications and Registrations

Patent applications and USPTO patent grants for Zabberoni; Paola.The latest application filed is for "manufacturing method for non-active electrically structures of an integrated electronic circuit formed on a semiconductor substrate and corresponding electronic circuit".

Company Profile

0.5.6

Zabberoni; Paola - Monza IT
Zabberoni; Paola - MonzaMI
Zabberoni; Paola - Monza MI

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Manufacturing method for non-active electrically structures in order to optimize the definition of active electrically structures in an electronic circuit integrated on a semiconductor substrate and corresponding circuit Grant 7,320,904 - Cappelletti , et al. January 22, 2	2008-01-22
Manufacturing Method For Non-active Electrically Structures Of An Integrated Electronic Circuit Formed On A Semiconductor Substrate And Corresponding Electronic Circuit App 20070287290 - Maurelli; Alfonso ; et al.	2007-12-13
Sealing Method For Electronic Devices Formed On A Common Semiconductor Substrate And Corresponding Circuit Structure App 20070026610 - Camerlenghi; Emilio ; et al.	2007-02-01
Manufacturing method for non-active electrically structures in order to optimize the definition of active electrically structures in an electronic circuit integrated on a semiconductor substrate and corresponding circuit App 20060189136 - Cappelletti; Paolo Giuseppe ; et al.	2006-08-24
Sealing method for electronic devices formed on a common semiconductor substrate and corresponding circuit structure Grant 7,078,294 - Camerlenghi , et al. July 18, 2	2006-07-18
Manufacturing method for non-active electrically structures in order to optimize the definition of active electrically structures in an electronic circuit integrated on a semiconductor substrate and corresponding circuit Grant 7,001,800 - Cappelletti , et al. February 21, 2	2006-02-21
Sealing method for electronic devices formed on a common semiconductor substrate and corresponding circuit structure App 20050112905 - Camerlenghi, Emilio ; et al.	2005-05-26
Electrically erasable and programmable non-volatile memory cell Grant 6,876,033 - Cappelletti , et al. April 5, 2	2005-04-05
Manufacturing method for non-active electrically structures in order to optimize the definition of active electrically structures in an electronic circuit integrated on a semiconductor substrate and corresponding circuit App 20050032278 - Cappelletti, Paolo Giuseppe ; et al.	2005-02-10
Electrically erasable and programmable non-volatile memory cell App 20040061168 - Cappelletti, Paolo ; et al.	2004-04-01
Method of fabrication of a no-field MOS transistor Grant 6,350,637 - Maurelli , et al. February 26, 2	2002-02-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.