loadpatents
name:-0.0085999965667725
name:-0.0095400810241699
name:-0.0037670135498047
Yurzola; Damian Patent Filings

Yurzola; Damian

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yurzola; Damian.The latest application filed is for "deallocation within a storage system".

Company Profile
3.9.6
  • Yurzola; Damian - San Jose CA
  • Yurzola; Damian - Santa Clara CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Performing rehabilitative actions on storage devices
Grant 11,449,375 - Bernat , et al. September 20, 2
2022-09-20
Deallocation within a storage system
App 20220075699 - Yurzola; Damian ;   et al.
2022-03-10
Data resiliency by partially deallocating data blocks of a storage device
Grant 11,188,432 - Yurzola , et al. November 30, 2
2021-11-30
Data Resiliency By Partially Deallocating Data Blocks Of A Storage Device
App 20210271578 - Yurzola; Damian ;   et al.
2021-09-02
Self-healing storage devices
Grant 10,963,326 - Bernat , et al. March 30, 2
2021-03-30
Online Failure Span Determination
App 20200117534 - Yurzola; Damian ;   et al.
2020-04-16
Secret sharing data protection in a storage system
Grant 10,623,386 - Bernat , et al.
2020-04-14
Bad column handling in flash memory
Grant 10,459,787 - Yurzola , et al. Oc
2019-10-29
Rehabilitating storage devices in a storage array that includes a plurality of storage devices
Grant 10,235,229 - Bernat , et al.
2019-03-19
Bad Column Handling In Flash Memory
App 20180024880 - Yurzola; Damian ;   et al.
2018-01-25
NAND flash word line management using multiple fragment pools
Grant 9,455,048 - Berckmann , et al. September 27, 2
2016-09-27
Nand Flash Word Line Management
App 20150003156 - Berckmann; Tucker Dean ;   et al.
2015-01-01
Systems and methods for implementing a programming sequence to enhance die interleave
Grant 8,397,018 - Dhakshinamurthy , et al. March 12, 2
2013-03-12
Systems and Methods for Implementing a Programming Sequence to Enhance Die Interleave
App 20120030412 - Dhakshinamurthy; Krishnamurthy ;   et al.
2012-02-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed