loadpatents
Patent applications and USPTO patent grants for Yung; Geoffrey K..The latest application filed is for "transparent level 2 cache that uses independent tag and valid random access memory arrays for cache access".
Patent | Date |
---|---|
Transparent level 2 cache that uses independent tag and valid random access memory arrays for cache access Grant 8,347,034 - Chen , et al. January 1, 2 | 2013-01-01 |
Multicore memory management system Grant 7,984,246 - Yung , et al. July 19, 2 | 2011-07-19 |
Transparent level 2 cache controller Grant 7,949,833 - Chen , et al. May 24, 2 | 2011-05-24 |
Data processing system with partial bypass reorder buffer and combined load/store arithmetic logic unit and processing method thereof Grant 7,730,285 - Chen , et al. June 1, 2 | 2010-06-01 |
Multicore memory management system Grant 7,730,261 - Yung , et al. June 1, 2 | 2010-06-01 |
Transparent level 2 cache controller Grant 7,685,372 - Chen , et al. March 23, 2 | 2010-03-23 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.