loadpatents
Patent applications and USPTO patent grants for Yuasa; Mamoru.The latest application filed is for "method for manufacturing substrate terminal board for mounting semiconductor element".
Patent | Date |
---|---|
Method for producing multi-layer bus bar unit Grant 10,907,268 - Nakagawa , et al. February 2, 2 | 2021-02-02 |
Method for manufacturing substrate terminal board for mounting semiconductor element Grant 10,734,562 - Nakagawa , et al. | 2020-08-04 |
Method For Manufacturing Substrate Terminal Board For Mounting Semiconductor Element App 20190341538 - NAKAGAWA; Masaya ;   et al. | 2019-11-07 |
Method For Producing Multi-layer Bus Bar Unit App 20180148855 - NAKAGAWA; Masaya ;   et al. | 2018-05-31 |
Method for manufacturing semiconductor light-emitting device and semiconductor light-emitting device Grant 9,905,521 - Yuasa , et al. February 27, 2 | 2018-02-27 |
Method For Manufacturing Semiconductor Light-emitting Device And Semiconductor Light-emitting Device App 20160343927 - Yuasa; Mamoru ;   et al. | 2016-11-24 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.