Yu; Mickey H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yu; Mickey H..The latest application filed is for "polysilicon resistor with continuous u-shaped polysilicon resistor elements and related method".

Company Profile

2.10.10

Yu; Mickey H. - Essex Junction VT
Yu; Mickey H. - Essex Jucntion VT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Polysilicon resistor with continuous u-shaped polysilicon resistor elements and related method Grant 11,444,149 - Adusumilli , et al. September 13, 2	2022-09-13
Polysilicon Resistor With Continuous U-shaped Polysilicon Resistor Elements And Related Method App 20220271116 - Adusumilli; Siva P. ; et al.	2022-08-25
Structure Including Polycrystalline Resistor With Dopant-including Polycrystalline Region Thereunder App 20220102480 - Ngu; Yves T. ; et al.	2022-03-31
Apparatus And Method To Prevent Integrated Circuit From Entering Latch-up Mode App 20200135856 - Chang; Shunhua T. ; et al.	2020-04-30
Apparatus and method to prevent integrated circuit from entering latch-up mode Grant 10,636,872 - Chang , et al.	2020-04-28
Vertical Fin-type Devices And Methods App 20190229207 - Tsai; Tsung-Che ; et al.	2019-07-25
Vertical fin-type devices and methods Grant 10,361,293 - Tsai , et al.	2019-07-23
Forming stressed epitaxial layers between gates separated by different pitches Grant 9,818,873 - Alptekin , et al. November 14, 2	2017-11-14
Forming Stressed Epitaxial Layer Using Dummy Gates App 20170104100 - Alptekin; Emre ; et al.	2017-04-13
Method for forming merged contact for semiconductor device Grant 9,431,399 - Alptekin , et al. August 30, 2	2016-08-30
Merged Fin Structures For Finfet Devices App 20160111447 - BRYANT; Andres ; et al.	2016-04-21
Merged fin structures for finFET devices Grant 9,312,274 - Bryant , et al. April 12, 2	2016-04-12
Maskless inter-well deep trench isolation structure and methods of manufacture Grant 8,536,018 - Anderson , et al. September 17, 2	2013-09-17
Device and method for providing an integrated circuit with a unique identification Grant 8,028,924 - Anderson , et al. October 4, 2	2011-10-04
Device And Method For Providing An Integrated Circuit With A Unique Indentification App 20110062240 - ANDERSON; Brent A. ; et al.	2011-03-17
Shallow and deep trench isolation structures in semiconductor integrated circuits Grant 7,723,178 - Adkisson , et al. May 25, 2	2010-05-25
Shallow And Deep Trench Isolation Structures In Semiconductor Integrated Circuits App 20100015765 - Adkisson; James William ; et al.	2010-01-21
Device Structures Including Dual-depth Trench Isolation Regions And Design Structures For A Static Random Access Memory App 20090267156 - Anderson; Brent A. ; et al.	2009-10-29
Methods Of Fabricating Dual-depth Trench Isolation Regions For A Memory Cell App 20090269897 - Anderson; Brent A. ; et al.	2009-10-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.