Yu; Mei-Li

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yu; Mei-Li.The latest application filed is for "ic design data base generating method, ic design method, and electronic device using the methods".

Company Profile

6.6.8

Yu; Mei-Li - Hsinchu TW
Yu; Mei-Li - Hsinchu City TW
Yu; Mei-Li - Taoyuan County TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for determining IC voltage and method for finding relation between voltages and circuit parameters Grant 11,455,449 - Chen , et al. September 27, 2	2022-09-27
IC design data base generating method, IC design method, and electronic device using the methods Grant 11,314,912 - Huang , et al. April 26, 2	2022-04-26
Glitch occurring point detection apparatus and method Grant 10,878,151 - Chen , et al. December 29, 2	2020-12-29
Ic Design Data Base Generating Method, Ic Design Method, And Electronic Device Using The Methods App 20200356716 - Huang; Szu-Ying ; et al.	2020-11-12
Method for determining IC voltage and method for finding relation between voltages and circuit parameters App 20200151295 - CHEN; YING-CHIEH ; et al.	2020-05-14
Simulation method for mixed-signal circuit system and related electronic device Grant 10,521,529 - Chen , et al. Dec	2019-12-31
Method And Apparatus For Adaptive Voltage Scaling To Eliminate Delay Variation Of Whole Design App 20190384868 - Yu; Mei-Li ; et al.	2019-12-19
Computer program product for timing analysis of integrated circuit Grant 9,858,382 - Chen , et al. January 2, 2	2018-01-02
Simulation Method For Mixed-signal Circuit System And Related Electronic Device App 20170364619 - Chen; Ying-Chieh ; et al.	2017-12-21
Computer Program Product For Timing Analysis Of Integrated Circuit App 20160188782 - CHEN; Ying-Chieh ; et al.	2016-06-30
Method for determining interface timing of integrated circuit automatically and related machine readable medium thereof Grant 9,003,341 - Yu , et al. April 7, 2	2015-04-07
Timing Analysis Method For Non-standard Cell Circuit And Associated Machine Readable Medium App 20150067623 - Chen; Ying-Chieh ; et al.	2015-03-05
Method For Determining Interface Timing Of Integrated Circuit Automatically And Related Machine Readable Medium Thereof App 20140223398 - Yu; Mei-Li ; et al.	2014-08-07
Method For Checking I/o Cell Connections And Associated Computer Readable Medium App 20130298095 - Yu; Mei-Li ; et al.	2013-11-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.