YU; Dian-Sheg
Patent Applications and Registrations
Patent applications and USPTO patent grants for YU; Dian-Sheg.The latest application filed is for "semiconductor device with contracted isolation feature".
- YU; Dian-Sheg - Hsinchu City TW
- Yu; Dian-Sheg - Hsinchu TW
- Yu; Dian-Sheg - Hsin-Chu TW
| Patent | Date |
|---|---|
| Semiconductor Device With Contracted Isolation Feature App 20220172999 - YU; Dian-Sheg ; et al. | 2022-06-02 |
| Semiconductor device with contracted isolation feature Grant 11,251,091 - Yu , et al. February 15, 2 | 2022-02-15 |
| Reconfiguring layout and sizing for transistor components to simultaneously optimize logic devices and non-logic devices Grant 11,210,447 - Lin , et al. December 28, 2 | 2021-12-28 |
| Circuit in Memory Device for Parasitic Resistance Reduction App 20210375355 - Yu; Dian-Sheg ; et al. | 2021-12-02 |
| Circuit in memory device for parasitic resistance reduction Grant 11,189,340 - Yu , et al. November 30, 2 | 2021-11-30 |
| Dual-port SRAM cell structure Grant 11,145,660 - Yu , et al. October 12, 2 | 2021-10-12 |
| Interconnect Device and Method App 20210202370 - Yu; Dian-Sheg ; et al. | 2021-07-01 |
| Semiconductor Device and Method App 20210074635 - Yu; Dian-Sheg ; et al. | 2021-03-11 |
| Interconnect Device And Method App 20210057327 - Yu; Dian-Sheg ; et al. | 2021-02-25 |
| Interconnect device and method Grant 10,930,590 - Yu , et al. February 23, 2 | 2021-02-23 |
| Semiconductor Device With Contracted Isolation Feature App 20210050269 - YU; Dian-Sheg ; et al. | 2021-02-18 |
| Dual-Port SRAM Cell Structure App 20210035986 - Yu; Dian-Sheg ; et al. | 2021-02-04 |
| Semiconductor device and method Grant 10,847,457 - Yu , et al. November 24, 2 | 2020-11-24 |
| Semiconductor device with contracted isolation feature Grant 10,811,321 - Yu , et al. October 20, 2 | 2020-10-20 |
| Implantations for Forming Source/Drain Regions of Different Transistors App 20200295014 - Yu; Dian-Sheg ; et al. | 2020-09-17 |
| Implantations for forming source/drain regions of different transistors Grant 10,685,967 - Yu , et al. | 2020-06-16 |
| Transistor Layout And Sizing For High Speed Applications App 20200097632 - Lin; Jiefeng Jeff ; et al. | 2020-03-26 |
| Semiconductor Device With Contracted Isolation Feature App 20190363024 - YU; Dian-Sheg ; et al. | 2019-11-28 |
| Implantations for Forming Source/Drain Regions of Different Transistors App 20190279992 - Yu; Dian-Sheg ; et al. | 2019-09-12 |
| Semiconductor Device and Method App 20190252318 - Yu; Dian-Sheg ; et al. | 2019-08-15 |
| Semiconductor device with contracted isolation feature and formation method thereof Grant 10,373,879 - Yu , et al. | 2019-08-06 |
| Implantations for forming source/drain regions of different transistors Grant 10,297,602 - Yu , et al. | 2019-05-21 |
| Semiconductor device and method Grant 10,269,704 - Yu , et al. | 2019-04-23 |
| Implantations for Forming Source/Drain Regions of Different Transistors App 20180337188 - Yu; Dian-Sheg ; et al. | 2018-11-22 |
| Semiconductor Device With Contracted Isolation Feature And Formation Method Thereof App 20180315853 - YU; Dian-Sheg ; et al. | 2018-11-01 |
| Semiconductor Device and Method App 20180269151 - Yu; Dian-Sheg ; et al. | 2018-09-20 |
| Semiconductor device and method Grant 9,978,680 - Yu , et al. May 22, 2 | 2018-05-22 |
| Electrical fuse bit cell and mask set Grant 9,805,815 - Chen , et al. October 31, 2 | 2017-10-31 |
| Semiconductor Device and Method App 20170263555 - Yu; Dian-Sheg ; et al. | 2017-09-14 |
| Semiconductor device and method Grant 9,666,587 - Yu , et al. May 30, 2 | 2017-05-30 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 