loadpatents
Patent applications and USPTO patent grants for YU; Chien-An.The latest application filed is for "circuit assembly".
Patent | Date |
---|---|
Circuit Assembly App 20220302021 - CHEN; Wenliang ;   et al. | 2022-09-22 |
Method for manufacturing semiconductor structure Grant 11,417,628 - Chen , et al. August 16, 2 | 2022-08-16 |
Circuit assembly Grant 11,380,614 - Chen , et al. July 5, 2 | 2022-07-05 |
Method For Manufacturing Semiconductor Structure App 20210398943 - CHEN; WENLIANG ;   et al. | 2021-12-23 |
Method To Manufacture Semiconductor Device App 20210375705 - CHEN; Wen Liang ;   et al. | 2021-12-02 |
Semiconductor device and method to manufacture the same Grant 11,158,552 - Chen , et al. October 26, 2 | 2021-10-26 |
Method For Manufacturing Semiconductor Structure App 20200402951 - CHEN; WENLIANG ;   et al. | 2020-12-24 |
Circuit Assembly App 20200402903 - CHEN; Wenliang ;   et al. | 2020-12-24 |
Semiconductor Device And Method To Manufacture The Same App 20200357709 - CHEN; Wen Liang ;   et al. | 2020-11-12 |
Method For Manufacturing Semiconductor Device App 20190088488 - CHI; Hung-Yu ;   et al. | 2019-03-21 |
Semiconductor Device Having Vertical Silicon Pillar Transistor App 20170133230 - CHI; Hung-Yu ;   et al. | 2017-05-11 |
Method for fabricating semiconductor device Grant 9,153,665 - Yu , et al. October 6, 2 | 2015-10-06 |
Contact structure and semiconductor memory device using the same Grant 9,041,154 - Yu , et al. May 26, 2 | 2015-05-26 |
Method For Manufacturing Semiconductor Device App 20150097228 - CHI; Hung-Yu ;   et al. | 2015-04-09 |
Circuit pattern with high aspect ratio and method of manufacturing the same Grant 8,962,411 - Yu , et al. February 24, 2 | 2015-02-24 |
Contact Structure And Semiconductor Memory Device Using The Same App 20140252545 - Yu; Chien-An ;   et al. | 2014-09-11 |
Method For Fabricating Semiconductor Device App 20140252459 - Yu; Chien-An ;   et al. | 2014-09-11 |
Memory array with hierarchical bit line structure Grant 8,699,255 - Yu , et al. April 15, 2 | 2014-04-15 |
Circuit Pattern with high aspect ratio and Method of Manufacturing the Same App 20140041900 - Yu; Chien-An ;   et al. | 2014-02-13 |
Memory Array With Hierarchical Bit Line Structure App 20130258743 - Yu; Chien-An ;   et al. | 2013-10-03 |
Semiconductor structure and fabrication method thereof Grant 8,536,635 - Yu , et al. September 17, 2 | 2013-09-17 |
Method of fabricating semiconductor device having a recess channel structure therein Grant 7,696,075 - Yu , et al. April 13, 2 | 2010-04-13 |
Device Capable Of Generating Electricity, And Method Of Generating Electricity App 20100001646 - YU; Chien-An ;   et al. | 2010-01-07 |
Method Of Fabricating Semiconductor Device Having A Recess Channel Structure Therein App 20090148993 - Yu; Chien-An ;   et al. | 2009-06-11 |
Method of rounding top corner of trench App 20050054204 - Yu, Chien-An | 2005-03-10 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.