Yu; Cheemen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yu; Cheemen.The latest application filed is for "two-sided die in a four-sided leadframe based package".

Company Profile

0.37.53

Yu; Cheemen - Madison WI US
Yu; Cheemen - Fremont CA US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Printed circuit board with coextensive electrical connectors and contact pad areas Grant 9,006,912 - Liao , et al. April 14, 2	2015-04-14
Molded SiP package with reinforced solder columns Grant 8,878,346 - Chiu , et al. November 4, 2	2014-11-04
Method of fabricating a memory card using SIP/SMT hybrid technology Grant 8,728,864 - Ye , et al. May 20, 2	2014-05-20
Two-sided substrate lead connection for minimizing kerf width on a semiconductor substrate panel Grant 8,637,972 - Liao , et al. January 28, 2	2014-01-28
Two-sided Die In A Four-sided Leadframe Based Package App 20130200507 - Yu; Cheemen ; et al.	2013-08-08
Rigid wave pattern design on chip carrier substrate and printed circuit board for semiconductor and electronic sub-system packaging Grant 8,487,441 - Chiu , et al. July 16, 2	2013-07-16
Method of fabricating stacked semiconductor package with localized cavities for wire bonding Grant 8,470,640 - Takiar , et al. June 25, 2	2013-06-25
Method Of Fabricating A Memory Card Using Sip/smt Hybrid Technology App 20130084677 - Ye; Ning ; et al.	2013-04-04
Two-sided die in a four-sided leadframe based package Grant 8,395,246 - Yu , et al. March 12, 2	2013-03-12
Method of fabricating a memory card using SiP/SMT hybrid technology Grant 8,318,535 - Ye , et al. November 27, 2	2012-11-27
Printed Circuit Board With Coextensive Electrical Connectors And Contact Pad Areas App 20120273968 - Liao; Chih-Chin ; et al.	2012-11-01
Stacked semiconductor package with localized cavities for wire bonding Grant 8,294,251 - Takiar , et al. October 23, 2	2012-10-23
Semiconductor die having a redistribution layer Grant 8,212,360 - Liao , et al. July 3, 2	2012-07-03
Die package with asymmetric leadframe connection Grant 8,097,495 - Lee , et al. January 17, 2	2012-01-17
Method of fabricating a two-sided die in a four-sided leadframe based package Grant 8,058,099 - Yu , et al. November 15, 2	2011-11-15
Semiconductor Die Having A Redistribution Layer App 20110210446 - Liao; Chien-Ko ; et al.	2011-09-01
Padless substrate for surface mounted components Grant 7,967,184 - Liao , et al. June 28, 2	2011-06-28
Semiconductor package having through holes for molding back side of package Grant 7,952,179 - Chiu , et al. May 31, 2	2011-05-31
Method of fabricating a semiconductor package having through holes for molding back side of package Grant 7,939,382 - Chiu , et al. May 10, 2	2011-05-10
Semiconductor Die Having A Redistribution Layer App 20100289147 - Liao; Chien-Ko ; et al.	2010-11-18
Method Of Fabricating A Two-sided Die In A Four-sided Leadframe Based Package App 20100255640 - Yu; Cheemen ; et al.	2010-10-07
Rounded contact fingers on substrate/PCB for crack prevention Grant 7,806,731 - Takiar , et al. October 5, 2	2010-10-05
Method of fabricating a semiconductor die having a redistribution layer Grant 7,772,047 - Liao , et al. August 10, 2	2010-08-10
Methods of forming a single layer substrate for high capacity memory cards Grant 7,772,107 - Yu , et al. August 10, 2	2010-08-10
Memory card fabricated using SiP/SMT hybrid technology Grant 7,772,686 - Ye , et al. August 10, 2	2010-08-10
Semiconductor die having a distribution layer Grant 7,763,980 - Liao , et al. July 27, 2	2010-07-27
COL-TSOP with nonconductive material for reducing package capacitance Grant 7,728,411 - Lee , et al. June 1, 2	2010-06-01
High Density Three Dimensional Semiconductor Die Package App 20100102440 - Yu; Cheemen ; et al.	2010-04-29
Method Of Stacking And Interconnecting Semiconductor Packages Via Electrical Connectors Extending Between Adjoining Semiconductor Packages App 20100055835 - Yu; Cheemen ; et al.	2010-03-04
High density three dimensional semiconductor die package Grant 7,663,216 - Yu , et al. February 16, 2	2010-02-16
Stacked Semiconductor Package With Localized Cavities For Wire Bonding App 20090321950 - Takiar; Hem ; et al.	2009-12-31
Method Of Fabricating Stacked Semiconductor Package With Localized Cavities For Wire Bonding App 20090325342 - Takiar; Hem ; et al.	2009-12-31
Methods of promoting adhesion between transfer molded IC packages and injection molded plastics for creating over-molded memory cards Grant 7,615,861 - Chang , et al. November 10, 2	2009-11-10
Method of stacking and interconnecting semiconductor packages via electrical connectors extending between adjoining semiconductor packages Grant 7,615,409 - Yu , et al. November 10, 2	2009-11-10
Method of minimizing kerf width on a semiconductor substrate panel Grant 7,611,927 - Liao , et al. November 3, 2	2009-11-03
Hidden Plating Traces App 20090263969 - Takiar; Hem ; et al.	2009-10-22
Stacked, Interconnected Semiconductor Package App 20090256249 - Yu; Cheemen ; et al.	2009-10-15
Hidden plating traces Grant 7,592,699 - Takiar , et al. September 22, 2	2009-09-22
Stacked, interconnected semiconductor packages Grant 7,550,834 - Yu , et al. June 23, 2	2009-06-23
Substrate warpage control and continuous electrical enhancement Grant 7,538,438 - Yu , et al. May 26, 2	2009-05-26
Method Of Reducing Memory Card Edge Roughness By Particle Blasting App 20090085231 - Chiu; Chin-Tien ; et al.	2009-04-02
Method Of Forming A Semiconductor Die Having A Sloped Edge For Receiving An Electrical Connector App 20090065902 - Yu; Cheemen ; et al.	2009-03-12
Package Stacking Using Unbalanced Molded Tsop App 20090001529 - Lee; Ming Hsun ; et al.	2009-01-01
Semiconductor Die Having A Redistribution Layer App 20090001610 - Liao; Chien-Ko ; et al.	2009-01-01
Two-sided Die In A Four-sided Leadframe Based Package App 20090001534 - Yu; Cheemen ; et al.	2009-01-01
Method Of Fabricating A Two-sided Die In A Four-sided Leadframe Based Package App 20090004782 - Yu; Cheemen ; et al.	2009-01-01
Multi-chip Packaging In A Tsop Package App 20090001533 - Lee; Ming Hsun ; et al.	2009-01-01
Semiconductor Package Having Through Holes For Molding Back Side Of Package App 20090001552 - Chiu; Chin-Tien ; et al.	2009-01-01
Memory Card Fabricated Using Sip/smt Hybrid Technology App 20090001365 - Ye; Ning ; et al.	2009-01-01
Method Of Multi-chip Packaging In A Tsop Package App 20090004774 - Lee; Ming Hsun ; et al.	2009-01-01
Method Of Fabricating A Semiconductor Package Having Through Holes For Molding Back Side Of Package App 20090004785 - Chiu; Chin-Tien ; et al.	2009-01-01
Method Of Fabricating A Memory Card Using Sip/smt Hybrid Technology App 20090004776 - Ye; Ning ; et al.	2009-01-01
Method Of Fabricating A Semiconductor Die Having A Redistribution Layer App 20090004781 - Liao; Chien-Ko ; et al.	2009-01-01
Method Of Package Stacking Using Unbalanced Molded Tsop App 20090004783 - Lee; Ming Hsun ; et al.	2009-01-01
Two-sided Substrate Lead Connection For Minimizing Kerf Width On A Semiconductor Substrate Panel App 20080303166 - Liao; Chih-Chin ; et al.	2008-12-11
Method Of Reducing Warpage In Semiconductor Molded Panel App 20080305576 - Yu; Cheemen ; et al.	2008-12-11
Semiconductor Molded Panel Having Reduced Warpage App 20080305306 - Yu; Cheemen ; et al.	2008-12-11
Method Of Minimizing Kerf Width On A Semiconductor Substrate Panel App 20080305577 - Liao; Chih-Chin ; et al.	2008-12-11
Method of reducing mechanical stress on a semiconductor die during fabrication Grant 7,435,624 - Chiu , et al. October 14, 2	2008-10-14
Die Package With Asymmetric Leadframe Connection App 20080182365 - Lee; Ming Hsun ; et al.	2008-07-31
Die package with asymmetric leadframe connection Grant 7,375,415 - Lee , et al. May 20, 2	2008-05-20
Rigid wave pattern design on chip carrier substrate and printed circuit board for semiconductor and electronic sub-system packaging Grant 7,355,283 - Chiu , et al. April 8, 2	2008-04-08
Methods Of Forming A Single Layer Substrate For High Capacity Memory Cards App 20080081455 - Yu; Cheemen ; et al.	2008-04-03
Rigid Wave Pattern Design On Chip Carrier Substrate And Printed Circuit Board For Semiconductor And Electronic Sub-system Packaging App 20080054445 - Chiu; Chin-Tien ; et al.	2008-03-06
Stacked, Interconnected Semiconductor Packages App 20080001303 - Yu; Cheemen ; et al.	2008-01-03
Method Of Stacking And Interconnecting Semiconductor Packages App 20080001266 - Yu; Cheemen ; et al.	2008-01-03
Printed circuit board with coextensive electrical connectors and contact pad areas App 20070284727 - Liao; Chih-Chin ; et al.	2007-12-13
Semiconductor device with a distributed plating pattern App 20070267759 - Liao; Chih-Chin ; et al.	2007-11-22
Method of reducing stress on a semiconductor die with a distributed plating pattern App 20070269929 - Liao; Chih-Chin ; et al.	2007-11-22
Interconnected Ic Packages With Vertical Smt Pads App 20070262434 - Chiu; Chin-Tien ; et al.	2007-11-15
Molded SiP package with reinforced solder columns App 20070252254 - Chiu; Chin-Tien ; et al.	2007-11-01
Method of reducing mechanical stress on a semiconductor die during fabrication App 20070254407 - Chiu; Chin-Tien ; et al.	2007-11-01
Substrate having conductive traces isolated by laser to allow electrical inspection App 20070235848 - Liao; Chih-Chin ; et al.	2007-10-11
Methods of promoting adhesion between transfer molded ic packages and injection molded plastics for creating over-molded memory cards App 20070210444 - Chang; Che-Jung ; et al.	2007-09-13
COL-TSOP with nonconductive material for reducing package capacitance App 20070187805 - Lee; Ming Hsun ; et al.	2007-08-16
Interconnected IC packages with vertical SMT pads App 20070158799 - Chiu; Chin-Tien ; et al.	2007-07-12
Hidden plating traces App 20070152319 - Takiar; Hem ; et al.	2007-07-05
Rounded contact fingers on substrate/PCB for crack prevention App 20070155247 - Takiar; Hem ; et al.	2007-07-05
Padless substrate for surface mounted components App 20070108257 - Liao; Chih-Chin ; et al.	2007-05-17
Semiconductor die package including construction for preventing delamination and/or cracking of the semiconductor die App 20070096285 - Chiu; Chin-Tien ; et al.	2007-05-03
High density three dimensional semiconductor die package App 20070096266 - Yu; Cheemen ; et al.	2007-05-03
Die package with asymmetric leadframe connection App 20070001272 - Lee; Ming Hsun ; et al.	2007-01-04
Substrate warpage control and continuous electrical enhancement App 20070004097 - Yu; Cheemen ; et al.	2007-01-04
Rigid wave pattern design on chip carrier substrate and printed circuit board for semiconductor and electronic sub-system packaging App 20060231943 - Chiu; Chin-Tien ; et al.	2006-10-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.