loadpatents
name:-0.012533187866211
name:-0.007965087890625
name:-0.0062441825866699
YOUNG; CHEW-YUEN Patent Filings

YOUNG; CHEW-YUEN

Patent Applications and Registrations

Patent applications and USPTO patent grants for YOUNG; CHEW-YUEN.The latest application filed is for "semiconductor device integrating backside power grid and related integrated circuit and fabrication method".

Company Profile
6.7.9
  • YOUNG; CHEW-YUEN - CUPERTINO CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor Device Integrating Backside Power Grid And Related Integrated Circuit And Fabrication Method
App 20210384351 - CHEN; CHIH-LIANG ;   et al.
2021-12-09
Method for manufacturing semiconductor device
Grant 11,145,678 - Liu , et al. October 12, 2
2021-10-12
Semiconductor device integrating backside power grid and related integrated circuit and fabrication method
Grant 11,121,256 - Chen , et al. September 14, 2
2021-09-14
Integrated Circuit Device With High Mobility And System Of Forming The Integrated Circuit
App 20210210488 - SIO; KAM-TOU ;   et al.
2021-07-08
Integrated circuit device with high mobility and system of forming the integrated circuit
Grant 10,971,493 - Sio , et al. April 6, 2
2021-04-06
Semiconductor Device Integrating Backside Power Grid And Related Integrated Circuit And Fabrication Method
App 20200303551 - CHEN; CHIH-LIANG ;   et al.
2020-09-24
Semiconductor device integrating backside power grid and related integrated circuit and fabrication method
Grant 10,700,207 - Chen , et al.
2020-06-30
Method For Manufacturing Semiconductor Device
App 20200105795 - LIU; JACK ;   et al.
2020-04-02
Semiconductor device with common active area and method for manufacturing the same
Grant 10,510,776 - Liu , et al. Dec
2019-12-17
Semiconductor Device And Method For Manufacturing The Same
App 20190305006 - LIU; JACK ;   et al.
2019-10-03
Semiconductor Device Integrating Backside Power Grid And Related Integrated Circuit And Fabrication Method
App 20190164882 - CHEN; CHIH-LIANG ;   et al.
2019-05-30
Integrated Circuit Device With High Mobility And System Of Forming The Integrated Circuit
App 20190164962 - SIO; KAM-TOU ;   et al.
2019-05-30
Layout modification method and system
Grant 10,169,515 - Sio , et al. J
2019-01-01
Method of adjusting metal line pitch
Grant 10,162,930 - Lin , et al. Dec
2018-12-25
Method Of Adjusting Metal Line Pitch
App 20180039723 - LIN; WEI-CHENG ;   et al.
2018-02-08
Layout Modification Method And System
App 20170140086 - SIO; KAM-TOU ;   et al.
2017-05-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed