loadpatents
Patent applications and USPTO patent grants for Yoshikawa; Takefumi.The latest application filed is for "phase control device and data communication system using it".
Patent | Date |
---|---|
Receiver circuit and data transmission system Grant 8,301,093 - Yoshikawa October 30, 2 | 2012-10-30 |
Phase comparator and regulation circuit Grant 7,970,092 - Arima , et al. June 28, 2 | 2011-06-28 |
Phase Control Device And Data Communication System Using It App 20100283525 - Yoshikawa; Takefumi | 2010-11-11 |
Receiver Circuit And Data Transmission System App 20100167678 - Yoshikawa; Takefumi | 2010-07-01 |
Receiver circuit Grant 7,675,314 - Ebuchi , et al. March 9, 2 | 2010-03-09 |
Phase Comparator And Regulation Circuit App 20090262876 - Arima; Yukio ;   et al. | 2009-10-22 |
Resynchronization circuit Grant 7,535,985 - Yuki , et al. May 19, 2 | 2009-05-19 |
Receiver circuit App 20080315911 - Ebuchi; Tsuyoshi ;   et al. | 2008-12-25 |
Receiver circuit Grant 7,397,268 - Ebuchi , et al. July 8, 2 | 2008-07-08 |
Data transmitting/receiving device Grant 7,372,380 - Yoshikawa May 13, 2 | 2008-05-13 |
Signal detector Grant 7,298,130 - Komatsu , et al. November 20, 2 | 2007-11-20 |
Frequency modulation circuit Grant 7,233,215 - Ebuchi , et al. June 19, 2 | 2007-06-19 |
Receiver circuit App 20070115025 - Ebuchi; Tsuyoshi ;   et al. | 2007-05-24 |
Clock recovery circuit App 20070041483 - Iwata; Toru ;   et al. | 2007-02-22 |
Receiver circuit Grant 7,176,708 - Ebuchi , et al. February 13, 2 | 2007-02-13 |
Input circuit and output circuit Grant 7,149,267 - Terada , et al. December 12, 2 | 2006-12-12 |
Clock recovery circuit Grant 7,136,441 - Iwata , et al. November 14, 2 | 2006-11-14 |
Symbol position detection device and symbol position detection method App 20060129318 - Mizuguchi; Yuji ;   et al. | 2006-06-15 |
Low-pass filter for a PLL, phase-locked loop and semiconductor integrated circuit Grant 7,030,688 - Dosho , et al. April 18, 2 | 2006-04-18 |
Driver circuit and data communication device Grant 7,016,423 - Ebuchi , et al. March 21, 2 | 2006-03-21 |
Resynchronization circuit App 20050237822 - Yuki, Hisanori ;   et al. | 2005-10-27 |
Frequency modulation circuit App 20050135505 - Ebuchi, Tsuyoshi ;   et al. | 2005-06-23 |
Input circuit and output circuit App 20050094426 - Terada, Yutaka ;   et al. | 2005-05-05 |
Low-pass filter for a pll, phase-locked loop and semiconductor integrated circuit App 20050077955 - Dosho, Shiro ;   et al. | 2005-04-14 |
Phase comparator and clock recovery circuit Grant 6,853,223 - Ebuchi , et al. February 8, 2 | 2005-02-08 |
Input circuit and output circuit Grant 6,829,316 - Terada , et al. December 7, 2 | 2004-12-07 |
Data transmitting/receiving device App 20040179638 - Yoshikawa, Takefumi | 2004-09-16 |
Driver circuit App 20040145392 - Yoshikawa, Takefumi | 2004-07-29 |
Receiver circuit App 20040105517 - Ebuchi, Tsuyoshi ;   et al. | 2004-06-03 |
Clock extraction device Grant 6,735,710 - Yoshikawa May 11, 2 | 2004-05-11 |
Data width corrector Grant 6,690,217 - Yoshikawa February 10, 2 | 2004-02-10 |
Driver circuit for differentially outputting data from internal circuitry of an LSI to outside the LSI Grant 6,686,779 - Yoshikawa February 3, 2 | 2004-02-03 |
Phase comparator and clock recovery circuit App 20030169836 - Ebuchi, Tsuyoshi ;   et al. | 2003-09-11 |
Driver circuit App 20030042940 - Yoshikawa, Takefumi | 2003-03-06 |
Data width corrector App 20020172299 - Yoshikawa, Takefumi | 2002-11-21 |
Signal detector App 20020172196 - Komatsu, Yoshihide ;   et al. | 2002-11-21 |
Driver circuit and data communication device App 20020106031 - Ebuchi, Tsuyoshi ;   et al. | 2002-08-08 |
Clock recovery circuit App 20020097826 - Iwata, Toru ;   et al. | 2002-07-25 |
Data processor and data processing system with internal memories Grant 6,393,520 - Yoshikawa , et al. May 21, 2 | 2002-05-21 |
Multiphase clock generator and selector circuit Grant 6,392,462 - Ebuchi , et al. May 21, 2 | 2002-05-21 |
Multiphase clock generator and selector circuit App 20010030565 - Ebuchi, Tsuyoshi ;   et al. | 2001-10-18 |
Data Processor And Data Processing System With Internal Memories App 20010011326 - YOSHIKAWA, TAKEFUMI ;   et al. | 2001-08-02 |
Serial-to-parallel converter Grant 6,198,415 - Yoshikawa , et al. March 6, 2 | 2001-03-06 |
Data memory apparatus forming memory map having areas with different access speeds Grant 6,199,150 - Yoshikawa March 6, 2 | 2001-03-06 |
Skew compensation device Grant 6,157,229 - Yoshikawa December 5, 2 | 2000-12-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.