loadpatents
name:-0.029761075973511
name:-0.034228086471558
name:-0.0027401447296143
Yip; Aaron S. Patent Filings

Yip; Aaron S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yip; Aaron S..The latest application filed is for "block-on-block memory array architecture using bi-directional staircases".

Company Profile
2.24.26
  • Yip; Aaron S. - Los Gatos CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory cell programming applying a programming pulse having different voltage levels
Grant 11,404,125 - Yip August 2, 2
2022-08-02
Block-on-block Memory Array Architecture Using Bi-directional Staircases
App 20220238554 - Yip; Aaron S.
2022-07-28
Block-on-block memory array architecture using bi-directional staircases
Grant 11,335,700 - Yip May 17, 2
2022-05-17
Microelectronic devices and memory devices
Grant 11,329,058 - Yip May 10, 2
2022-05-10
Vertical String Driver For Memory Array
App 20220076751 - Yip; Aaron S. ;   et al.
2022-03-10
Microelectronic Devices, Related Electronic Systems, And Methods Of Forming Microelectronic Devices
App 20220052010 - Goda; Akira ;   et al.
2022-02-17
Microelectronic Devices, Related Electronic Systems, And Methods Of Forming Microelectronic Devices
App 20220020736 - Yip; Aaron S. ;   et al.
2022-01-20
Memory Devices With User-defined Tagging Mechanism
App 20210366527 - Yip; Aaron S. ;   et al.
2021-11-25
Apparatus For Memory Cell Programming
App 20210358554 - Yip; Aaron S.
2021-11-18
Block-on-block Memory Array Architecture Using Bi-directional Staircases
App 20210288071 - Yip; Aaron S.
2021-09-16
Memory Cell Programming
App 20210272633 - Yip; Aaron S.
2021-09-02
Memory devices with user-defined tagging mechanism
Grant 11,094,357 - Yip , et al. August 17, 2
2021-08-17
Memory cell programming
Grant 11,094,379 - Yip August 17, 2
2021-08-17
Memories for decoding memory access addresses for access operations
Grant 11,081,165 - Yip August 3, 2
2021-08-03
Memory cell programming with a program pulse having a plurality of different voltage levels
Grant 11,043,272 - Yip June 22, 2
2021-06-22
Block-on-block memory array architecture using bi-directional staircases
Grant 10,978,478 - Yip April 13, 2
2021-04-13
Microelectronic Devices And Memory Devices
App 20210050357 - Yip; Aaron S.
2021-02-18
Apparatuses and methods for generating probabilistic information with current integration sensing
Grant 10,891,191 - Khayat , et al. January 12, 2
2021-01-12
Memory Devices With User-defined Tagging Mechanism
App 20200357448 - Yip; Aaron S. ;   et al.
2020-11-12
Memories For Decoding Memory Access Addresses For Access Operations
App 20200327922 - Yip; Aaron S.
2020-10-15
Apparatus and methods for decoding memory access addresses for access operations
Grant 10,714,166 - Yip
2020-07-14
Memory cell programming with a programming pulse having plurality of different voltage levels
Grant 10,629,266 - Yip
2020-04-21
Apparatus And Methods For Decoding Memory Access Addresses For Access Operations
App 20200051612 - Yip; Aaron S.
2020-02-13
Erasing memory cells
Grant 10,535,408 - Yip Ja
2020-01-14
Memory Cell Programming
App 20190341113 - Yip; Aaron S.
2019-11-07
Erasing Memory Cells
App 20190287623 - Yip; Aaron S.
2019-09-19
Apparatuses And Methods For Generating Probabilistic Information With Current Integration Sensing
App 20190213073 - Khayat; Patrick R. ;   et al.
2019-07-11
Erasing memory cells sequentially
Grant 10,332,601 - Yip
2019-06-25
Access line management in a memory device
Grant 10,332,603 - Louie , et al.
2019-06-25
Apparatuses and methods for generating probabilistic information with current integration sensing
Grant 10,289,484 - Khayat , et al.
2019-05-14
Erasing Memory Cells
App 20190066797 - Yip; Aaron S.
2019-02-28
Memory Cell Programming
App 20180301195 - Yip; Aaron S.
2018-10-18
Memory cell programming using VgVt value
Grant 10,037,806 - Yip July 31, 2
2018-07-31
Methods and apparatus having multiple select gates of different ranges of threshold voltages connected in series with memory cells
Grant 10,014,061 - Yip , et al. July 3, 2
2018-07-03
Access Line Management In A Memory Device
App 20180137921 - Louie; Benjamin ;   et al.
2018-05-17
Apparatuses And Methods For Generating Probabilistic Information With Current Integration Sensing
App 20180081753 - Khayat; Patrick R. ;   et al.
2018-03-22
Access line management in a memory device
Grant 9,875,802 - Louie , et al. January 23, 2
2018-01-23
Memory Cell Programming
App 20170330627 - Yip; Aaron S.
2017-11-16
Memory Cell Programming Utilizingconditional Enabling Of Memory Cells
App 20170271014 - Yip; Aaron S.
2017-09-21
Memory cell programming utilizing conditional enabling of memory cells
Grant 9,767,909 - Yip September 19, 2
2017-09-19
Access Line Management In A Memory Device
App 20170076806 - Louie; Benjamin ;   et al.
2017-03-16
Memory devices with stairs in a staircase coupled to tiers of memory cells and to pass transistors directly under the staircase
Grant 9,589,978 - Yip March 7, 2
2017-03-07
Access line management in a memory device
Grant 9,514,829 - Louie , et al. December 6, 2
2016-12-06
Access Line Management In A Memory Device
App 20160086672 - Louie; Benjamin ;   et al.
2016-03-24
Memory devices with local and global devices at substantially the same level above stacked tiers of memory cells and methods
Grant 9,251,860 - Yip , et al. February 2, 2
2016-02-02
Access line management in a memory device
Grant 9,218,884 - Louie , et al. December 22, 2
2015-12-22
Memory Devices With Local And Global Devices At Substantially The Same Level Above Stacked Tiers Of Memory Cells And Methods
App 20150279432 - Yip; Aaron S. ;   et al.
2015-10-01
Memory devices with local and global devices at substantially the same level above stacked tiers of memory cells and methods
Grant 9,070,442 - Yip , et al. June 30, 2
2015-06-30
Memory Devices With Local And Global Devices At Substantially The Same Level Above Stacked Tiers Of Memory Cells And Methods
App 20150063024 - YIP; Aaron S. ;   et al.
2015-03-05
Access Line Management In A Memory Device
App 20140126297 - Louie; Benjamin ;   et al.
2014-05-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed