Ying; Changsheng
Patent Applications and Registrations
Patent applications and USPTO patent grants for Ying; Changsheng.The latest application filed is for "importing and exporting circuit layouts".
- Ying; Changsheng - San Jose CA
| Patent | Date |
|---|---|
| Importing and exporting circuit layouts Grant 11,204,897 - Tien , et al. December 21, 2 | 2021-12-21 |
| Importing And Exporting Circuit Layouts App 20200133924 - TIEN; Fu An ; et al. | 2020-04-30 |
| Pattern match based optical proximity correction and verification of integrated circuit layout Grant 7,765,515 - Ying July 27, 2 | 2010-07-27 |
| Defect Pattern Matching And Verification In Integrated Circuit Design And Manufacturing App 20100180253 - Ying; Changsheng | 2010-07-15 |
| Pattern Match Based Optical Proximity Correction And Verification Of Integrated Circuit Layout App 20080189673 - Ying; Changsheng | 2008-08-07 |
| Method of checking optical proximity correction data Grant 7,275,227 - Ying September 25, 2 | 2007-09-25 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 