loadpatents
Patent applications and USPTO patent grants for Yin; Tsung Fan.The latest application filed is for "thermal pad for etch rate uniformity".
Patent | Date |
---|---|
Gate structure and method of forming the same Grant 11,437,484 - Chen , et al. September 6, 2 | 2022-09-06 |
Semiconductor device and method Grant 11,398,477 - Hsueh , et al. July 26, 2 | 2022-07-26 |
Method for forming semiconductor device with gate stack Grant 11,251,079 - Hung , et al. February 15, 2 | 2022-02-15 |
Thermal Pad for Etch Rate Uniformity App 20210327742 - Chiu; Chin-Huei ;   et al. | 2021-10-21 |
Thermal pad for etch rate uniformity Grant 11,049,756 - Chiu , et al. June 29, 2 | 2021-06-29 |
Semiconductor Device and Method App 20210111176 - Hsueh; Jen-Chih ;   et al. | 2021-04-15 |
Semiconductor device and method Grant 10,854,603 - Hsueh , et al. December 1, 2 | 2020-12-01 |
Method For Forming Semiconductor Device With Gate Stack App 20200303255 - HUNG; Hua-Li ;   et al. | 2020-09-24 |
Semiconductor device with gate stack Grant 10,692,762 - Hung , et al. | 2020-06-23 |
Semiconductor Device and Method App 20200006334 - Hsueh; Jen-Chih ;   et al. | 2020-01-02 |
Thermal Pad for Etch Rate Uniformity App 20190244849 - Chiu; Chin-Huei ;   et al. | 2019-08-08 |
Gate Structure and Method of Forming the Same App 20190245055 - Chen; Yi-Chun ;   et al. | 2019-08-08 |
Method of forming a FinFET with work function tuning layers having stair-step increment sidewalls Grant 10,269,917 - Chen , et al. | 2019-04-23 |
Thermal pad for etch rate uniformity Grant 10,199,252 - Chiu , et al. Fe | 2019-02-05 |
Semiconductor Device With Gate Stack App 20190019727 - HUNG; Hua-Li ;   et al. | 2019-01-17 |
Thermal Pad for Etch Rate Uniformity App 20190006220 - Chiu; Chin-Huei ;   et al. | 2019-01-03 |
Structure and formation method of interconnection structure of semiconductor device Grant 10,074,563 - Hung , et al. September 11, 2 | 2018-09-11 |
Gate Structure and Method of Forming the Same App 20180108748 - Chen; Yi-Chun ;   et al. | 2018-04-19 |
Structure And Formation Method Of Interconnection Structure Of Semiconductor Device App 20180033693 - HUNG; Hua-Li ;   et al. | 2018-02-01 |
Semiconductor device structure and method for forming the same Grant 9,865,697 - Hsueh , et al. January 9, 2 | 2018-01-09 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.