loadpatents
name:-0.047319889068604
name:-0.039176940917969
name:-0.00044107437133789
Yin; Guangming Patent Filings

Yin; Guangming

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yin; Guangming.The latest application filed is for "method for robust phase-locked loop design".

Company Profile
0.43.42
  • Yin; Guangming - Newport Coast CA
  • Yin; Guangming - Corona del Mar CA
  • Yin; Guangming - Foothill Ranch CA US
  • Yin; Guangming - Foothill Range CA
  • Yin, Guangming - US
  • Yin; Guangming - Irvine CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Feed-forward bias circuit
Grant 9,998,099 - Su , et al. June 12, 2
2018-06-12
Method For Robust Phase-locked Loop Design
App 20170257104 - Yu; Hongchun ;   et al.
2017-09-07
Feed-forward Bias Circuit
App 20170077907 - Su; Wenjun ;   et al.
2017-03-16
Clock And Data Drivers With Enhanced Transconductance And Suppressed Output Common-mode
App 20160254793 - SU; Wenjun ;   et al.
2016-09-01
Surge protection for differential input/output interfaces
Grant 9,401,594 - Zhu , et al. July 26, 2
2016-07-26
Surge Protection For Differential Input/output Interfaces
App 20150194802 - Zhu; Quanqing ;   et al.
2015-07-09
Multi-cascode amplifier bias techniques
Grant 8,779,859 - Su , et al. July 15, 2
2014-07-15
Symmetrical clock distribution in multi-stage high speed data conversion circuits
Grant 8,750,338 - Yin , et al. June 10, 2
2014-06-10
Multi-cascode Amplifier Bias Techniques
App 20140043102 - Su; Wenjun ;   et al.
2014-02-13
Symmetrical Clock Distribution In Multi-stage High Speed Data Conversion Circuits
App 20120287950 - Yin; Guangming ;   et al.
2012-11-15
Symmetrical clock distribution in multi-stage high speed data conversion circuits
Grant 8,259,762 - Yin , et al. September 4, 2
2012-09-04
High speed receive equalizer architecture
Grant 7,974,337 - Momtaz , et al. July 5, 2
2011-07-05
Signal delay structure in high speed bit stream demultiplexer
Grant 7,864,909 - Cao , et al. January 4, 2
2011-01-04
Symmetrical Clock Distribution In Multi-stage High Speed Data Conversion Circuits
App 20100306568 - Yin; Guangming ;   et al.
2010-12-02
Communication device including a power reduction mechanism
Grant 7,834,790 - Yin November 16, 2
2010-11-16
Symmetrical clock distribution in multi-stage high speed data conversion circuits
Grant 7,778,288 - Yin , et al. August 17, 2
2010-08-17
Signal Delay Structure In High Speed Bit Stream Demultiplexer
App 20100054384 - Cao; Jun ;   et al.
2010-03-04
High Speed Receive Equalizer Architecture
App 20100046601 - Momtaz; Afshin ;   et al.
2010-02-25
High speed receive equalizer architecture
Grant 7,623,600 - Momtaz , et al. November 24, 2
2009-11-24
Signal delay structure in high speed bit stream demultiplexer
Grant 7,616,725 - Cao , et al. November 10, 2
2009-11-10
Source centered clock supporting quad 10 GBPS serial interface
Grant 7,577,171 - Nejad , et al. August 18, 2
2009-08-18
Voltage controlled oscillator for use in phase locked loop
Grant 7,511,582 - Yin March 31, 2
2009-03-31
System and method for tuning output drivers using voltage controlled oscillator capacitor settings
Grant 7,449,964 - Yin , et al. November 11, 2
2008-11-11
Symmetrical Clock Distribution in Multi-Stage High Speed Data Conversion Circuits
App 20080175277 - Yin; Guangming ;   et al.
2008-07-24
Method and system for pattern-independent phase adjustment in a clock and data recovery (CDR) circuit
Grant 7,386,084 - Yin June 10, 2
2008-06-10
High-speed serial bit stream multiplexing and demultiplexing integrated circuits
Grant 7,346,082 - Ghiasi , et al. March 18, 2
2008-03-18
Delay generator with symmetric signal paths
Grant 7,319,351 - Zhang , et al. January 15, 2
2008-01-15
Symmetrical clock distribution in multi-stage high speed data conversion circuits
Grant 7,319,706 - Yin , et al. January 15, 2
2008-01-15
System and method for testing the operation of a DLL-based interface
Grant 7,289,543 - Yin , et al. October 30, 2
2007-10-30
Adaptable voltage control for a variable gain amplifier
Grant 7,262,659 - Caresosa , et al. August 28, 2
2007-08-28
Adaptable Voltage Control For A Variable Gain Amplifier
App 20070069817 - Caresosa; Mario ;   et al.
2007-03-29
One-level zero-current-state exclusive or (XOR) gate
Grant 7,142,013 - Yin November 28, 2
2006-11-28
Adaptable voltage control for a variable gain amplifier
Grant 7,135,926 - Caresosa , et al. November 14, 2
2006-11-14
Current-controlled CMOS wideband data amplifier circuits
Grant 7,109,799 - Yin , et al. September 19, 2
2006-09-19
Switchable power domains for 1.2v and 3.3v pad voltages
Grant 7,098,692 - Joshi , et al. August 29, 2
2006-08-29
VGA-CTF combination cell for 10 Gb/s serial data receivers
Grant 7,034,606 - Caresosa , et al. April 25, 2
2006-04-25
Adaptable voltage control for a variable gain amplifier
App 20060028270 - Caresosa; Mario ;   et al.
2006-02-09
One-level zero-current-state exclusive or (XOR) gate
Grant 6,989,715 - Yin January 24, 2
2006-01-24
Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process
Grant 6,982,583 - Yin , et al. January 3, 2
2006-01-03
Adaptable voltage control for a variable gain amplifier
Grant 6,980,053 - Caresosa , et al. December 27, 2
2005-12-27
High speed receive equalizer architecture
App 20050271169 - Momtaz, Afshin ;   et al.
2005-12-08
Adaptable Voltage Control For A Variable Gain Amplifier
App 20050258900 - Caresosa, Mario ;   et al.
2005-11-24
Novel VGA-CTF combination cell for 10 GB/S serial data receivers
App 20050248396 - Caresosa, Mario ;   et al.
2005-11-10
One-level zero-current-state exclusive or (XOR) gate
App 20050218984 - Yin, Guangming
2005-10-06
Switchable power domains for 1.2V and 3.3V pad voltages
Grant 6,943,587 - Joshi , et al. September 13, 2
2005-09-13
System and method for tuning output drivers using voltage controlled oscillator capacitor settings
App 20050190004 - Yin, Guangming ;   et al.
2005-09-01
One-level zero-current-state exclusive or (XOR) gate
Grant 6,930,512 - Yin August 16, 2
2005-08-16
Delay generator
App 20050162208 - Zhang, Bo ;   et al.
2005-07-28
Switchable power domains for 1.2v and 3.3v pad voltages
App 20050156653 - Joshi, Sridevi R. ;   et al.
2005-07-21
Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process
Grant 6,911,855 - Yin , et al. June 28, 2
2005-06-28
One-level zero-current-state exclusive or (XOR) gate
App 20050134310 - Yin, Guangming
2005-06-23
System and method for tuning output drivers using voltage controlled oscillator capacitor settings
Grant 6,909,332 - Yin , et al. June 21, 2
2005-06-21
Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process
Grant 6,897,697 - Yin , et al. May 24, 2
2005-05-24
Delay generator with controlled delay circuit
Grant 6,870,415 - Zhang , et al. March 22, 2
2005-03-22
Method and system for pattern-independent phase adjustment in a clock and data recovery (CDR) circuit
App 20040240598 - Yin, Guangming
2004-12-02
Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process
App 20040227544 - Yin, Guangming ;   et al.
2004-11-18
System and method for testing the operation of a DLL-based interface
App 20040161070 - Yin, Guangming ;   et al.
2004-08-19
Method and apparatus for producing a modulated signal
Grant 6,754,287 - Underbrink , et al. June 22, 2
2004-06-22
One-level zero-current-state exclusive or (XOR) gate
App 20040085089 - Yin, Guangming
2004-05-06
Current-controlled CMOS wideband data amplifier circuits
App 20040056717 - Yin, Guangming ;   et al.
2004-03-25
Delay generator
App 20040051576 - Zhang, Bo ;   et al.
2004-03-18
High-speed serial bit stream multiplexing and demultiplexing integrated circuits
App 20040037331 - Ghiasi, Ali ;   et al.
2004-02-26
System and method for tuning output drivers using voltage controlled oscillator capacitor settings
App 20040032351 - Yin, Guangming ;   et al.
2004-02-19
Source centered clock supporting quad 10 GBPS serial interface
App 20040028075 - Nejad, Mohammad ;   et al.
2004-02-12
Symmetrical clock distribution in multi-stage high speed data conversion circuits
App 20040028087 - Yin, Guangming ;   et al.
2004-02-12
Voltage controlled oscillator for use in phase locked loop
App 20040027207 - Yin, Guangming
2004-02-12
Switchable power domains for 1.2V and 3.3V pad voltages
App 20040027160 - Joshi, Sridevi R. ;   et al.
2004-02-12
Signal delay structure in high speed bit stream demultiplexer
App 20040028084 - Cao, Jun ;   et al.
2004-02-12
System and process for supporting multiple wireless standards with a single circuit architecture
Grant 6,690,949 - Shamlou , et al. February 10, 2
2004-02-10
System using adaptive circuitry to improve performance and provide linearity and dynamic range on demand
Grant 6,651,021 - Underbrink , et al. November 18, 2
2003-11-18
Current-controlled CMOS wideband data amplifier circuits
Grant 6,624,699 - Yin , et al. September 23, 2
2003-09-23
Current-controlled CMOS wideband data amplifier circuits
App 20030080815 - Yin, Guangming ;   et al.
2003-05-01
Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process
App 20030067337 - Yin, Guangming ;   et al.
2003-04-10
Critical path adaptive power control
Grant 6,535,735 - Underbrink , et al. March 18, 2
2003-03-18
Current -controlled CMOS circuit using higher voltage supply in low voltage CMOS process
App 20020190770 - Yin, Guangming ;   et al.
2002-12-19
System using adaptive circuitry to improve performance and provide linearity and dynamic range on demand
App 20020193958 - Underbrink, Paul A. ;   et al.
2002-12-19
System for controlling a class D amplifier
App 20020136326 - Underbrink, Paul A. ;   et al.
2002-09-26
Critical path adaptive power control
App 20020135343 - Underbrink, Paul A. ;   et al.
2002-09-26
Code Independent Charge Transfer Scheme For Switched-capacitor Digital-to-analog Converter
App 20020113724 - Yin, Guangming ;   et al.
2002-08-22
Single-ended to differential converter with relaxed common-mode input requirements
Grant 5,614,864 - Stubbe , et al. March 25, 1
1997-03-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed