Yih; Cheng-Ming

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yih; Cheng-Ming.The latest application filed is for "semiconductor device and method of fabricating the same".

Company Profile

0.20.21

Yih; Cheng-Ming - Hsinchu TW
Yih; Cheng Ming - Hsinchu City TW
Yih; Cheng-Ming - Hsin-Chu TW
Yih; Cheng-Ming - Hsin-Chu City TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor Device And Method Of Fabricating The Same App 20150194314 - Chu; Ta-Kang ; et al.	2015-07-09
Method and apparatus of performing an erase operation on a memory integrated circuit Grant 8,547,755 - Chang , et al. October 1, 2	2013-10-01
Semiconductor device Grant 8,471,324 - Wu , et al. June 25, 2	2013-06-25
Memory array no common source region and method of fabricating the same Grant 8,451,641 - Lo , et al. May 28, 2	2013-05-28
Method and Apparatus of Performing An Erase Operation On A Memory Integrated Circuit App 20130100745 - Chang; Yi-Fan ; et al.	2013-04-25
Method and apparatus of performing an erase operation on a memory integrated circuit Grant 8,339,861 - Chang , et al. December 25, 2	2012-12-25
Method and Apparatus of Performing An Erase Operation On A Memory Integrated Circuit App 20120300553 - Chang; Yi-Fan ; et al.	2012-11-29
Memory Device And Method Of Fabricating The Same App 20120273842 - Lo; Chun-Yuan ; et al.	2012-11-01
Method and apparatus of performing an erase operation on a memory integrated circuit Grant 8,259,499 - Chang , et al. September 4, 2	2012-09-04
Memory device no common source region and method of fabricating the same Grant 8,243,489 - Lo , et al. August 14, 2	2012-08-14
Systems and methods for self convergence during erase of a non-volatile memory device Grant 8,097,912 - Yih , et al. January 17, 2	2012-01-17
Method and Apparatus of Performing An Erase Operation on a Memory Integrated Circuit App 20110317493 - Chang; Yi-Fan ; et al.	2011-12-29
Method of fabricating memory Grant 8,043,908 - Yih October 25, 2	2011-10-25
Memory Device And Method Of Fabricating The Same App 20110156102 - LO; CHUN-YUAN ; et al.	2011-06-30
Method and Apparatus of Performing an Erase Operation on a Memory Integrated Circuit App 20110128791 - Chang; Yi-Fan ; et al.	2011-06-02
Memory device with shielding plugs adjacent to a dummy word line thereof Grant 7,924,591 - Lo , et al. April 12, 2	2011-04-12
Semiconductor Device And A Method Of Fabricating The Same App 20110062507 - Wu; Tin-Wei ; et al.	2011-03-17
Method Of Fabricating Memory App 20100323483 - Yih; Cheng-Ming	2010-12-23
Low-K spacer structure for flash memory Grant 7,846,794 - Wu , et al. December 7, 2	2010-12-07
Flash memory Grant 7,795,665 - Yih September 14, 2	2010-09-14
Memory Device App 20100202179 - Lo; Chun-Yuan ; et al.	2010-08-12
Memory and method of fabricating the same Grant 7,663,184 - Chan , et al. February 16, 2	2010-02-16
Memory And Method Of Fabricating The Same App 20100025750 - Chan; Yao-Fu ; et al.	2010-02-04
Data writing method for flash memories Grant 7,616,479 - Ho , et al. November 10, 2	2009-11-10
Data Writing Method For Flash Memories App 20090046516 - Ho; Chih-Hao ; et al.	2009-02-19
Flash Memory And Method Of Fabricating The Same App 20080315287 - Yih; Cheng-Ming	2008-12-25
Systems and Methods for Self Convergence During Erase of a Non-Volatile Memory Device App 20080308857 - Yih; Cheng-Ming ; et al.	2008-12-18
Method For Forming Sti Structure App 20080299740 - Tsai; Hui-Ying ; et al.	2008-12-04
Low-K Spacer Structure for Flash Memory App 20080076219 - Wu; Chu-Ching ; et al.	2008-03-27
Low-k spacer structure for flash memory Grant 7,319,618 - Wu , et al. January 15, 2	2008-01-15
Bitline transistor architecture for flash memory Grant 7,319,611 - Wu , et al. January 15, 2	2008-01-15
Bitline transistor architecture for flash memory App 20070171712 - Wu; Chu-Ching ; et al.	2007-07-26
Method for forming a buried diffusion layer with reducing topography in a surface of a semiconductor substrate Grant 7,244,661 - Yih , et al. July 17, 2	2007-07-17
Low-k spacer structure for flash memory App 20070042544 - Wu; Chu-Ching ; et al.	2007-02-22
Method for forming a buried diffusion layer with reducing topography in a surface of a semiconductor substrate App 20060154441 - Yih; Cheng-Ming ; et al.	2006-07-13
Structure of nonvolatile memory array Grant 7,005,696 - Yih , et al. February 28, 2	2006-02-28
Corner free structure of nonvolatile memory App 20050006795 - Yih, Cheng-Ming ; et al.	2005-01-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.