Yetter; Jeffry D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yetter; Jeffry D..The latest application filed is for "apparatus and method of establishing optical communication channels between a steerable array of laser emitters and an array of optical detectors".

Company Profile

0.17.8

Yetter; Jeffry D. - Loveland CO US
Yetter; Jeffry D. - Fort Collins CO
Yetter; Jeffry D. - Ft. Collins CO

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Apparatus and method of establishing optical communication channels between a steerable array of laser emitters and an array of optical detectors Grant 9,142,938 - Morris , et al. September 22, 2	2015-09-22
AC coupling circuit Grant 7,719,380 - Yetter , et al. May 18, 2	2010-05-18
Apparatus And Method Of Establishing Optical Communication Channels Between A Steerable Array Of Laser Emitters And An Array Of Optical Detectors App 20100074294 - Morris; Terrel L. ; et al.	2010-03-25
Apparatus and method of establishing optical communication channels between a steerable array of laser emitters and an array of optical detectors Grant 7,653,108 - Morris , et al. January 26, 2	2010-01-26
System and method of configuring fiber optic communication channels between arrays of emitters and detectors Grant 7,623,793 - Morris , et al. November 24, 2	2009-11-24
System and method of self-configuring optical communication channels between arrays of emitters and detectors Grant 7,623,783 - Morris , et al. November 24, 2	2009-11-24
System and method of configuring fiber optic communication channels between arrays of emitters and detectors Grant 7,269,321 - Morris , et al. September 11, 2	2007-09-11
Apparatus and method of providing an optical connection between PC boards for optical communication Grant 7,229,218 - Morris , et al. June 12, 2	2007-06-12
Apparatus and method of providing an optical connection between PC boards for optical communication App 20060062528 - Morris; Terrel L. ; et al.	2006-03-23
Apparatus and method of establishing optical communication channels between a steerable array of laser emitters and an array of optical detectors App 20060050754 - Morris; Terrel L. ; et al.	2006-03-09
AC coupling circuit App 20060038631 - Yetter; Jeffry D. ; et al.	2006-02-23
System and method of configuring fiber optic communication channels between arrays of emitters and detectors App 20060034613 - Morris; Terrel L. ; et al.	2006-02-16
System and method of self-configuring optical communication channels between arrays of emitters and detectors App 20060034609 - Morris; Terrel L. ; et al.	2006-02-16
System and method of configuring fiber optic communication channels between arrays of emitters and detectors App 20060034572 - Morris; Terrel L. ; et al.	2006-02-16
Apparatus and method of providing separate control and data channels between arrays of light emitters and detectors for optical communication and alignment App 20060018216 - Morris; Terrel L. ; et al.	2006-01-26
Method and apparatus to eliminate redundant mapping in a TLB utilizing variable sized pages Grant 5,765,209 - Yetter June 9, 1	1998-06-09
Clocking systems and methods for pipelined self-timed dynamic logic circuits Grant 5,434,520 - Yetter , et al. July 18, 1	1995-07-18
Universal pipeline latch for mousetrap logic circuits Grant 5,392,423 - Yetter February 21, 1	1995-02-21
Vector logic method and dynamic mousetrap logic gate for a self-timed monotonic logic progression Grant 5,389,835 - Yetter * February 14, 1	1995-02-14
Self-timed clocking system and method for self-timed dynamic logic circuits Grant 5,329,176 - Miller, Jr. , et al. July 12, 1	1994-07-12
Mitigating the adverse effects of charge sharing in dynamic logic circuits Grant 5,317,204 - Yetter , et al. May 31, 1	1994-05-31
Memory device with multiple read ports Grant 5,299,158 - Mason , et al. March 29, 1	1994-03-29
Self-timed content addressable memory access mechanism with built-in margin test feature Grant 5,289,403 - Yetter February 22, 1	1994-02-22
Functionally complete family of self-timed dynamic logic circuits Grant 5,208,490 - Yetter May 4, 1	1993-05-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.