Yen; Fu-Ting
Patent Applications and Registrations
Patent applications and USPTO patent grants for Yen; Fu-Ting.The latest application filed is for "finfet device and method of forming same".
- Yen; Fu-Ting - Hsinchu TW
- YEN; FU-TING - HSINCHU CITY TW
| Patent | Date |
|---|---|
| Method for forming semiconductor structure Grant 11,398,381 - Su , et al. July 26, 2 | 2022-07-26 |
| FinFET Device and Method of Forming Same App 20220231169 - Yeh; Hsin-Hao ; et al. | 2022-07-21 |
| Interconnect Structure And Method For Manufacturing The Interconnect Structure App 20220189871 - MRUNAL ABHIJITH; KHADERBAD ; et al. | 2022-06-16 |
| FinFET device and method of forming same Grant 11,296,225 - Yeh , et al. April 5, 2 | 2022-04-05 |
| Interconnect structure and method for manufacturing the interconnect structure Grant 11,257,753 - Mrunal Abhijith , et al. February 22, 2 | 2022-02-22 |
| Spacer Structure For Semiconductor Device And Method For Forming The Same App 20220020644 - LIN; Han-Yu ; et al. | 2022-01-20 |
| Dummy Fin Structures and Methods of Forming Same App 20210375667 - Lin; Chin-Hsiang ; et al. | 2021-12-02 |
| Semiconductor Structure And Manufacturing Method Thereof App 20210287904 - SU; Chia-Wei ; et al. | 2021-09-16 |
| Selective High-K Formation in Gate-Last Process App 20210225654 - Okuno; Yasutoshi ; et al. | 2021-07-22 |
| Interconnect Structure And Method For Manufacturing The Interconnect Structure App 20210225762 - MRUNAL ABHIJITH; KHADERBAD ; et al. | 2021-07-22 |
| Dummy fin structures and methods of forming same Grant 11,069,558 - Lin , et al. July 20, 2 | 2021-07-20 |
| Inner Spacers for Gate-All-Around Semiconductor Devices App 20210202735 - Peng; Yu-Yun ; et al. | 2021-07-01 |
| Semiconductor structure and manufacturing method thereof Grant 11,024,504 - Su , et al. June 1, 2 | 2021-06-01 |
| Selective high-K formation in gate-last process Grant 10,964,542 - Okuno , et al. March 30, 2 | 2021-03-30 |
| Inner Spacers For Gate-all-around Semiconductor Devices App 20210083091 - Peng; Yu-Yun ; et al. | 2021-03-18 |
| Inner spacers for gate-all-around semiconductor devices Grant 10,950,731 - Peng , et al. March 16, 2 | 2021-03-16 |
| Dielectric plugs Grant 10,879,111 - Yen , et al. December 29, 2 | 2020-12-29 |
| Method For Forming Semiconductor Structure App 20200373160 - SU; Chia-Wei ; et al. | 2020-11-26 |
| Semiconductor Structure And Manufacturing Method Thereof App 20200357646 - SU; Chia-Wei ; et al. | 2020-11-12 |
| Method for forming semiconductor structure Grant 10,741,392 - Su , et al. A | 2020-08-11 |
| Semiconductor structure and manufacturing method thereof Grant 10,727,065 - Su , et al. | 2020-07-28 |
| Dummy Fin Structures And Methods Of Forming Same App 20200118867 - Lin; Chin-Hsiang ; et al. | 2020-04-16 |
| Selective High-K Formation in Gate-Last Process App 20200013622 - Okuno; Yasutoshi ; et al. | 2020-01-09 |
| FinFET Device and Method of Forming Same App 20200006565 - Yeh; Hsin-Hao ; et al. | 2020-01-02 |
| Selective high-K formation in gate-last process Grant 10,515,809 - Okuno , et al. Dec | 2019-12-24 |
| Dummy fin structures and methods of forming same Grant 10,510,580 - Lin , et al. Dec | 2019-12-17 |
| Semiconductor Structure And Manufacturing Method Thereof App 20190164762 - SU; Chia-Wei ; et al. | 2019-05-30 |
| Method For Forming Semiconductor Structure App 20190164758 - SU; Chia-Wei ; et al. | 2019-05-30 |
| Selective High-K Formation in Gate-Last Process App 20190148151 - Okuno; Yasutoshi ; et al. | 2019-05-16 |
| Dummy Fin Structures And Methods Of Forming Same App 20190103304 - Lin; Chin-Hsiang ; et al. | 2019-04-04 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 