loadpatents
name:-0.099606990814209
name:-0.065649032592773
name:-0.0045199394226074
Yeap; Choh Fei Patent Filings

Yeap; Choh Fei

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yeap; Choh Fei.The latest application filed is for "optimized static random access memory".

Company Profile
4.80.115
  • Yeap; Choh Fei - Hsinchu City TW
  • Yeap; Choh Fei - Hsinchu TW
  • Yeap; Choh Fei - San Jose CA
  • YEAP; Choh fei - San Diego CA
  • Yeap; Choh-Fei - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Optimized Static Random Access Memory
App 20220310630 - Wang; Ping-Wei ;   et al.
2022-09-29
Multi-gate Device And Related Methods
App 20220285533 - LEE; Tsung-Lin ;   et al.
2022-09-08
Method of forming backside power rails
Grant 11,411,100 - Wang , et al. August 9, 2
2022-08-09
Device And Method Of Fabricating Multigate Devices Having Different Channel Configurations
App 20220238678 - LEE; Tsung-Lin ;   et al.
2022-07-28
Optimized static random access memory
Grant 11,393,831 - Wang , et al. July 19, 2
2022-07-19
Method of Forming Backside Power Rails
App 20220102535 - Wang; Pei-Wei ;   et al.
2022-03-31
Sram Structures
App 20210398588 - Wang; Ping-Wei ;   et al.
2021-12-23
SELF-ALIGNED QUADRUPLE PATTERNING PROCESS FOR FIN PITCH BELOW 20nm
App 20200161189 - SONG; Stanley ;   et al.
2020-05-21
Self-aligned quadruple patterning process for Fin pitch below 20nm
Grant 10,559,501 - Song , et al. Feb
2020-02-11
Method and apparatus of multi threshold voltage CMOS
Grant 10,497,625 - Xu , et al. De
2019-12-03
Integrated circuits including a FinFET and a nanostructure FET
Grant 10,439,039 - Song , et al. O
2019-10-08
Forming self-aligned vertical interconnect accesses (VIAs) in interconnect structures for integrated circuits (ICs)
Grant 10,354,912 - Xu , et al. July 16, 2
2019-07-16
Nanowire Device With Reduced Parasitics
App 20190067435 - Badaroglu; Mustafa ;   et al.
2019-02-28
Metal Layers For A Three-port Bit Cell
App 20190035796 - Mojumder; Niladri Narayan ;   et al.
2019-01-31
Semiconductor device having an airgap defined at least partially by a protective structure
Grant 10,163,792 - Zhu , et al. Dec
2018-12-25
Nanowire device with reduced parasitics
Grant 10,157,992 - Badaroglu , et al. Dec
2018-12-18
Metal layers for a three-port bit cell
Grant 10,141,317 - Mojumder , et al. Nov
2018-11-27
Semiconductor device having a gap defined therein
Grant 10,079,293 - Xu , et al. September 18, 2
2018-09-18
Vertically stacked nanowire field effect transistors
Grant 10,043,796 - Machkaoutsan , et al. August 7, 2
2018-08-07
Seven-transistor static random-access memory bitcell with reduced read disturbance
Grant 10,037,795 - Jung , et al. July 31, 2
2018-07-31
Nanowire channel structures of continuously stacked nanowires for complementary metal oxide semiconductor (CMOS) devices
Grant 10,032,678 - Xu , et al. July 24, 2
2018-07-24
Method And Apparatus Of Multi Threshold Voltage Cmos
App 20180166340 - XU; Jeffrey Junhao ;   et al.
2018-06-14
Variable interconnect pitch for improved performance
Grant 9,984,029 - Rim , et al. May 29, 2
2018-05-29
Semiconductor Device Having A Gap Defined Therein
App 20180114848 - Xu; Jeffrey Junhao ;   et al.
2018-04-26
Contact wrap around structure
Grant 9,953,979 - Xu , et al. April 24, 2
2018-04-24
Reverse self aligned double patterning process for back end of line fabrication of a semiconductor device
Grant 9,941,154 - Song , et al. April 10, 2
2018-04-10
Systems and methods to reduce parasitic capacitance
Grant 9,941,156 - Gu , et al. April 10, 2
2018-04-10
NOVEL SELF-ALIGNED QUADRUPLE PATTERNING PROCESS FOR FIN PITCH BELOW 20nm
App 20180082906 - SONG; Stanley ;   et al.
2018-03-22
Method and apparatus of multi threshold voltage CMOS
Grant 9,922,880 - Xu , et al. March 20, 2
2018-03-20
Static random access memory (SRAM) bit cells with wordline landing pads split across boundary edges of the SRAM bit cells
Grant 9,876,017 - Mojumder , et al. January 23, 2
2018-01-23
Semiconductor device having a gap defined therein
Grant 9,871,121 - Xu , et al. January 16, 2
2018-01-16
Integrated circuits having reduced dimensions between components
Grant 9,859,210 - Song , et al. January 2, 2
2018-01-02
Heterogeneous Cell Array
App 20170338215 - Song; Stanley Seungchul ;   et al.
2017-11-23
Adjacent device isolation
Grant 9,824,936 - Machkaoutsan , et al. November 21, 2
2017-11-21
Metal-insulator-metal capacitor over conductive layer
Grant 9,818,817 - Zhu , et al. November 14, 2
2017-11-14
Static random-access memory (SRAM) sensor for bias temperature instability
Grant 9,812,188 - Mojumder , et al. November 7, 2
2017-11-07
Static random access memory (SRAM) bit cells with wordlines on separate metal layers for increased performance, and related methods
Grant 9,806,083 - Mojumder , et al. October 31, 2
2017-10-31
Self-aligned structure
Grant 9,799,560 - Song , et al. October 24, 2
2017-10-24
Self-aligned metal cut and via for back-end-of-line (BEOL) processes for semiconductor integrated circuit (IC) fabrication, and related processes and devices
Grant 9,793,164 - Machkaoutsan , et al. October 17, 2
2017-10-17
Memory device with adaptive voltage scaling based on error information
Grant 9,786,356 - Wang , et al. October 10, 2
2017-10-10
Integrated Circuits Including A Finfet And A Nanostructure Fet
App 20170278842 - Song; Stanley Seungchul ;   et al.
2017-09-28
FORMING SELF-ALIGNED VERTICAL INTERCONNECT ACCESSES (VIAs) IN INTERCONNECT STRUCTURES FOR INTEGRATED CIRCUITS (ICs)
App 20170271202 - Xu; Jeffrey Junhao ;   et al.
2017-09-21
Fin With An Epitaxial Cladding Layer
App 20170236841 - Song; Stanley Seungchul ;   et al.
2017-08-17
Vertically Stacked Nanowire Field Effect Transistors
App 20170221884 - Machkaoutsan; Vladimir ;   et al.
2017-08-03
Integrated circuit devices and methods
Grant 9,721,891 - Xu , et al. August 1, 2
2017-08-01
NANOWIRE METAL-OXIDE SEMICONDUCTOR (MOS) FIELD-EFFECT TRANSISTORS (FETs) (MOSFETs) EMPLOYING A NANOWIRE CHANNEL STRUCTURE EMPLOYING RECESSED CONDUCTIVE STRUCTURES FOR CONDUCTIVELY COUPLING NANOWIRE STRUCTURES
App 20170207313 - Song; Stanley Seungchul ;   et al.
2017-07-20
Nanowire Device With Reduced Parasitics
App 20170186846 - Badaroglu; Mustafa ;   et al.
2017-06-29
Merging lithography processes for gate patterning
Grant 9,691,868 - Song , et al. June 27, 2
2017-06-27
NANOWIRE METAL-OXIDE SEMICONDUCTOR (MOS) FIELD-EFFECT TRANSISTORS (FETs) (MOSFETs) EMPLOYING A NANOWIRE CHANNEL STRUCTURE HAVING ROUNDED NANOWIRE STRUCTURES
App 20170170268 - Song; Stanley Seungchul ;   et al.
2017-06-15
Reduced height M1 metal lines for local on-chip routing
Grant 9,666,481 - Song , et al. May 30, 2
2017-05-30
Voltage scaling for holistic energy management
Grant 9,660,649 - Mojumder , et al. May 23, 2
2017-05-23
Self-aligned Metal Cut And Via For Back-end-of-line (beol) Processes For Semiconductor Integrated Circuit (ic) Fabrication, And Related Processes And Devices
App 20170140986 - Machkaoutsan; Vladimir ;   et al.
2017-05-18
Nanowire Channel Structures Of Continuously Stacked Heterogeneous Nanowires For Complementary Metal Oxide Semiconductor (cmos) Devices
App 20170110541 - Xu; Jeffrey Junhao ;   et al.
2017-04-20
Nanowire Channel Structures Of Continuously Stacked Nanowires For Complementary Metal Oxide Semiconductor (cmos) Devices
App 20170110374 - Xu; Jeffrey Junhao ;   et al.
2017-04-20
Reverse Self Aligned Double Patterning Process For Back End Of Line Fabrication Of A Semiconductor Device
App 20170110364 - Song; Stanley Seungchul ;   et al.
2017-04-20
Method And Apparatus For Source-drain Junction Formation In A Finfet With In-situ Doping
App 20170104088 - MACHKAOUTSAN; Vladimir ;   et al.
2017-04-13
Integrated Circuit Devices And Methods
App 20170092587 - Xu; Jeffrey Junhao ;   et al.
2017-03-30
Multi-cell Transistor Device And Method Of Making Same With Cut Polyoxide Process For Self-aligned Contacts
App 20170077090 - SONG; Stanley Seungchul ;   et al.
2017-03-16
Method for asymmetrical geometrical scaling
Grant 9,594,864 - Song , et al. March 14, 2
2017-03-14
Metal Layers For A Three-port Bit Cell
App 20170062439 - Mojumder; Niladri Narayan ;   et al.
2017-03-02
SRAM read preferred bit cell with write assist circuit
Grant 9,583,178 - Jung , et al. February 28, 2
2017-02-28
Method and apparatus for source-drain junction formation in a FinFET with in-situ doping
Grant 9,564,518 - Machkaoutsan , et al. February 7, 2
2017-02-07
Reverse self aligned double patterning process for back end of line fabrication of a semiconductor device
Grant 9,564,361 - Song , et al. February 7, 2
2017-02-07
Adjacent Device Isolation
App 20170033020 - MACHKAOUTSAN; Vladimir ;   et al.
2017-02-02
Integrated circuit devices and methods
Grant 9,543,248 - Xu , et al. January 10, 2
2017-01-10
User experience based management technique for mobile system-on-chips
Grant 9,542,518 - Mojumder , et al. January 10, 2
2017-01-10
Three-port bit cell having increased width
Grant 9,536,596 - Mojumder , et al. January 3, 2
2017-01-03
Integrated Circuits Having Reduced Dimensions Between Components
App 20160372414 - Song; Stanley Seungchul ;   et al.
2016-12-22
Metal layers for a three-port bit cell
Grant 9,524,972 - Mojumder , et al. December 20, 2
2016-12-20
Conductive layer routing
Grant 9,508,589 - Song , et al. November 29, 2
2016-11-29
Adjacent device isolation
Grant 9,502,414 - Machkaoutsan , et al. November 22, 2
2016-11-22
Electron-beam (E-beam) based semiconductor device features
Grant 9,502,283 - Song , et al. November 22, 2
2016-11-22
Sub-fin device isolation
Grant 9,496,181 - Song , et al. November 15, 2
2016-11-15
Method Of Forming Fins From Different Materials On A Substrate
App 20160322391 - SONG; Stanley Seungchul ;   et al.
2016-11-03
Method For Asymmetrical Geometrical Scaling
App 20160314235 - SONG; Stanley Seungchul ;   et al.
2016-10-27
Half node scaling for vertical structures
Grant 9,478,541 - Song , et al. October 25, 2
2016-10-25
Systems and methods of forming a reduced capacitance device
Grant 9,472,453 - Xu , et al. October 18, 2
2016-10-18
Self-aligned Structure
App 20160293485 - Song; Stanley Seungchul ;   et al.
2016-10-06
Systems And Methods To Reduce Parasitic Capacitance
App 20160293475 - Gu; Shiqun ;   et al.
2016-10-06
SRAM read buffer with reduced sensing delay and improved sensing margin
Grant 9,460,777 - Jung , et al. October 4, 2
2016-10-04
Selective Analog And Radio Frequency Performance Modification
App 20160284595 - GENG; Chunqi ;   et al.
2016-09-29
Shared global read and write word lines
Grant 9,455,026 - Mojumder , et al. September 27, 2
2016-09-27
Adjacent Device Isolation
App 20160254261 - MACHKAOUTSAN; Vladimir ;   et al.
2016-09-01
Electron-beam (e-beam) Based Semiconductor Device Features
App 20160247714 - Song; Stanley Seungchul ;   et al.
2016-08-25
Static Random-access Memory (sram) Sensor
App 20160247554 - Mojumder; Niladri Narayan ;   et al.
2016-08-25
Static random access memory (SRAM) arrays having substantially constant operational yields across multiple modes of operation
Grant 9,424,909 - Mojumder , et al. August 23, 2
2016-08-23
Reduced Height M1 Metal Lines For Local On-chip Routing
App 20160240437 - SONG; Stanley Seungchul ;   et al.
2016-08-18
Metal Layers For A Three-port Bit Cell
App 20160240539 - Mojumder; Niladri Narayan ;   et al.
2016-08-18
Selective Conductive Barrier Layer Formation
App 20160233126 - XU; Jeffrey Junhao ;   et al.
2016-08-11
Integrated Circuit Device Including Multiple Via Connectors And A Metal Structure Having A Ladder Shape
App 20160233159 - Song; Stanley Seungchul ;   et al.
2016-08-11
High-K (HK)/metal gate (MG) (HK/MG) multi-time programmable (MTP) switching devices, and related systems and methods
Grant 9,413,349 - Li , et al. August 9, 2
2016-08-09
Memory Device With Adaptive Voltage Scaling Based On Error Information
App 20160225436 - Wang; Zhongze ;   et al.
2016-08-04
Silicon Germanium Finfet Formation
App 20160225881 - XU; Jeffrey Junhao ;   et al.
2016-08-04
Integrated Circuit Devices And Methods
App 20160211216 - Xu; Jeffrey Junhao ;   et al.
2016-07-21
Method of forming fins from different materials on a substrate
Grant 9,396,931 - Song , et al. July 19, 2
2016-07-19
Grounding dummy gate in scaled layout design
Grant 9,379,058 - Song , et al. June 28, 2
2016-06-28
Static random-access memory (SRAM) array
Grant 9,379,014 - Mojumder , et al. June 28, 2
2016-06-28
Sub-fin Device Isolation
App 20160181161 - SONG; Stanley Seungchul ;   et al.
2016-06-23
Static Random Access Memory (sram) Bit Cells With Wordlines On Separate Metal Layers For Increased Performance, And Related Methods
App 20160163713 - Mojumder; Niladri Narayan ;   et al.
2016-06-09
Static Random Access Memory (sram) Bit Cells With Wordline Landing Pads Split Across Boundary Edges Of The Sram Bit Cells
App 20160163714 - Mojumder; Niladri Narayan ;   et al.
2016-06-09
Contact Wrap Around Structure
App 20160148936 - XU; Jeffrey Junhao ;   et al.
2016-05-26
Reduced height M1 metal lines for local on-chip routing
Grant 9,349,686 - Song , et al. May 24, 2
2016-05-24
Shared Global Read And Write Word Lines
App 20160141021 - Mojumder; Niladri Narayan ;   et al.
2016-05-19
User Experience Based Management Technique For Mobile System-on-chips
App 20160140275 - Mojumder; Niladri Narayan ;   et al.
2016-05-19
Voltage Scaling For Holistic Energy Management
App 20160142054 - Mojumder; Niladri Narayan ;   et al.
2016-05-19
Barrier Structure
App 20160141250 - Bao; Junjing ;   et al.
2016-05-19
Selective conductive barrier layer formation
Grant 9,343,357 - Xu , et al. May 17, 2
2016-05-17
Threshold Voltage Adjustment In Metal Oxide Semiconductor Field Effect Transistor With Silicon Oxynitride Polysilicon Gate Stack On Fully Depleted Silicon-on-insulator
App 20160133722 - SONG; Stanley Seungchul ;   et al.
2016-05-12
Fin Field-effect Transistor Static Random Access Memory Devices With P-channel Metal-oxide-semiconductor Pass Gate Transistors
App 20160133634 - MOJUMDER; Niladri Narayan ;   et al.
2016-05-12
Silicon germanium read port for a static random access memory register file
Grant 9,336,864 - Mojumder , et al. May 10, 2
2016-05-10
Dual write wordline memory cell
Grant 9,336,863 - Jung , et al. May 10, 2
2016-05-10
Methods And Apparatuses For Forming Multiple Radio Frequency (rf) Components Associated With Different Rf Bands On A Chip
App 20160126240 - Dutta; Ranadeep ;   et al.
2016-05-05
Methods Of Forming A Metal-insulator-semiconductor (mis) Structure And A Dual Contact Device
App 20160126144 - Xu; Jeffrey Junhao ;   et al.
2016-05-05
High density static random access memory array having advanced metal patterning
Grant 9,318,564 - Mojumder , et al. April 19, 2
2016-04-19
Method and apparatus of stressed FIN NMOS FinFET
Grant 9,306,066 - Xu , et al. April 5, 2
2016-04-05
Selective Current Boosting In A Static Random-access Memory
App 20160093364 - JUNG; Seong-Ook ;   et al.
2016-03-31
Multigate Transistor Device And Method Of Isolating Adjacent Transistors In Multigate Transistor Device Using Self-aligned Diffusion Break (sadb)
App 20160093511 - SENGUPTA; Samit ;   et al.
2016-03-31
Method And Apparatus Of Multi Threshold Voltage Cmos
App 20160093535 - XU; Jeffrey Junhao ;   et al.
2016-03-31
Seven-transistor Static Random-access Memory Bitcell With Reduced Read Disturbance
App 20160093365 - SONG; Stanley Seungchul ;   et al.
2016-03-31
Metal-gate With An Amorphous Metal Layer
App 20160086805 - Xu; Jeffrey Junhao ;   et al.
2016-03-24
Method And Apparatis For Source-drain Junction Formation Finfet With Quantum Barrier And Ground Plane Doping
App 20160087070 - MACHKAOUTSAN; Vladimir ;   et al.
2016-03-24
Metal-insulator-metal capacitor under redistribution layer
Grant 9,287,347 - Zhu , et al. March 15, 2
2016-03-15
Half Node Scaling For Vertical Structures
App 20160071847 - SONG; Stanley Seungchul ;   et al.
2016-03-10
Silicon Germanium Read Port For A Static Random Access Memory Register File
App 20160064068 - Mojumder; Niladri ;   et al.
2016-03-03
Three-port Bit Cell Having Increased Width
App 20160064067 - Mojumder; Niladri Narayan ;   et al.
2016-03-03
Device Including Cavity And Self-aligned Contact And Method Of Fabricating The Same
App 20160049487 - Xu; Jeffrey Junhao ;   et al.
2016-02-18
Fin Field-effect Transistor Static Random Access Memory Devices With P-channel Metal-oxide-semiconductor Pass Gate Transistors
App 20160043092 - MOJUMDER; Niladri Narayan ;   et al.
2016-02-11
Heterogeneous channel material integration into wafer
Grant 9,257,407 - Song , et al. February 9, 2
2016-02-09
Silicon germanium FinFET formation by Ge condensation
Grant 9,257,556 - Xu , et al. February 9, 2
2016-02-09
Stress In N-channel Field Effect Transistors
App 20160035891 - XU; Jeffrey Junhao ;   et al.
2016-02-04
Threshold voltage adjustment in metal oxide semiconductor field effect transistor with silicon oxynitride polysilicon gate stack on fully depleted silicon-on-insulator
Grant 9,252,228 - Song , et al. February 2, 2
2016-02-02
Methods and apparatuses for forming multiple radio frequency (RF) components associated with different RF bands on a chip
Grant 9,252,147 - Dutta , et al. February 2, 2
2016-02-02
Semiconductor Device Having An Airgap Defined At Least Partially By A Protective Structure
App 20160027726 - Zhu; John Jianhong ;   et al.
2016-01-28
FinFET with backgate, without punchthrough, and with reduced fin height variation
Grant 9,236,483 - Yang , et al. January 12, 2
2016-01-12
Self-aligned Via For Gate Contact Of Semiconductor Devices
App 20160005822 - SONG; Stanley Seungchul ;   et al.
2016-01-07
Dual Write Wordline Memory Cell
App 20150380080 - Jung; Seong-Ook ;   et al.
2015-12-31
High Density Static Random Access Memory Array Having Advanced Metal Patterning
App 20150333131 - MOJUMDER; Niladri ;   et al.
2015-11-19
High Density Sram Array Design With Skipped, Inter-layer Conductive Contacts
App 20150325514 - MOJUMDER; Niladri Narayan ;   et al.
2015-11-12
Data Path System On Chip Design Methodology
App 20150317426 - SONG; Stanley Seungchul ;   et al.
2015-11-05
Back End Of Line (beol) Local Optimization To Improve Product Performance
App 20150303145 - ZHU; John Jianhong ;   et al.
2015-10-22
Variable Interconnect Pitch For Improved Performance
App 20150301973 - RIM; Kern ;   et al.
2015-10-22
Methods Of Forming A Metal-insulator-semiconductor (mis) Structure And A Dual Contact Device
App 20150270134 - Xu; Jeffrey Junhao ;   et al.
2015-09-24
Systems And Methods Of Forming A Reduced Capacitance Device
App 20150262875 - Xu; Jeffrey Junhao ;   et al.
2015-09-17
Reduced Height M1 Metal Lines For Local On-chip Routing
App 20150262930 - SONG; Stanley Seungchul ;   et al.
2015-09-17
Semiconductor Device Having A Gap Defined Therein
App 20150255571 - Xu; Jeffrey Junhao ;   et al.
2015-09-10
Selective Conductive Barrier Layer Formation
App 20150249038 - XU; Jeffrey Junhao ;   et al.
2015-09-03
Method And Apparatus Of Stressed Fin Nmos Finfet
App 20150249155 - XU; Jeffrey Junhao ;   et al.
2015-09-03
Grounding Dummy Gate In Scaled Layout Design
App 20150235948 - SONG; Stanley Seungchul ;   et al.
2015-08-20
Static random access memories (SRAM) with read-preferred cell structures, write drivers, related systems, and methods
Grant 9,111,635 - Jung , et al. August 18, 2
2015-08-18
Finfet With Backgate, Without Punchthrough, And With Reduced Fin Height Variation
App 20150228795 - YANG; Bin ;   et al.
2015-08-13
Conductive Layer Routing
App 20150194339 - SONG; Stanley Seungchul ;   et al.
2015-07-09
Silicon Germanium Finfet Formation By Ge Condensation
App 20150194525 - XU; Jeffrey Junhao ;   et al.
2015-07-09
System And Method Of Manufacturing A Fin Field-effect Transistor Having Multiple Fin Heights
App 20150162404 - Yang; Bin ;   et al.
2015-06-11
Threshold Voltage Adjustment In Metal Oxide Semiconductor Field Effect Transistor With Silicon Oxynitride Polysilicon Gate Stack On Fully Depleted Silicon-on-insulator
App 20150155364 - SONG; Stanley Seungchul ;   et al.
2015-06-04
Merging Lithography Processes For Gate Patterning
App 20150145070 - SONG; Stanley Seungchul ;   et al.
2015-05-28
Silicon Germanium Finfet Formation
App 20150145069 - XU; Jeffrey Junhao ;   et al.
2015-05-28
Heterogeneous Channel Material Integration Into Wafer
App 20150115473 - SONG; Stanley Seungchul ;   et al.
2015-04-30
Reverse Self Aligned Double Patterning Process For Back End Of Line Fabrication Of A Semiconductor Device
App 20150076704 - Song; Stanley Seungchul ;   et al.
2015-03-19
Anti-fuse device
Grant 8,975,724 - Park , et al. March 10, 2
2015-03-10
Method and apparatus for selectively improving integrated device performance
Grant 8,969,166 - Wang , et al. March 3, 2
2015-03-03
Method Of Forming Fins From Different Materials On A Substrate
App 20150035019 - Song; Stanley Seungchul ;   et al.
2015-02-05
Sram Read Buffer With Reduced Sensing Delay And Improved Sensing Margin
App 20150036417 - Jung; Seong-Ook ;   et al.
2015-02-05
Methods And Apparatuses For Forming Multiple Radio Frequency (rf) Components Associated With Different Rf Bands On A Chip
App 20150035072 - Dutta; Ranadeep ;   et al.
2015-02-05
Metal-insulator-metal Capacitor Under Redistribution Layer
App 20140225224 - Zhu; John J. ;   et al.
2014-08-14
Metal-insulator-metal Capacitor Over Conductive Layer
App 20140225223 - Zhu; John J. ;   et al.
2014-08-14
Methods for designing fin-based field effect transistors (FinFETS)
Grant 8,799,847 - Song , et al. August 5, 2
2014-08-05
Static Random Access Memories (sram) With Read-preferred Cell Structures, Write Drivers, Related Systems, And Methods
App 20140211546 - Jung; Seong-Ook ;   et al.
2014-07-31
Method And Apparatus For Selectively Improving Integrated Device Performance
App 20140131799 - Wang; Zhongze ;   et al.
2014-05-15
Anti-fuse Device
App 20140070364 - Park; Yong ;   et al.
2014-03-13
Method and apparatus for selectively improving integrated device performance
Grant 8,658,506 - Wang , et al. February 25, 2
2014-02-25
Sram Read Preferred Bit Cell With Write Assist Circuit
App 20140036578 - Jung; Seong-Ook ;   et al.
2014-02-06
Circuit And Method For Testing Insulating Material
App 20120212245 - Pinto; Angelo ;   et al.
2012-08-23
Method of forming an electronic device
Grant 7,214,590 - Lim , et al. May 8, 2
2007-05-08
Method for making a semiconductor structure using silicon germanium
Grant 7,195,963 - Orlowski , et al. March 27, 2
2007-03-27
Transistor structure with stress modification and capacitive reduction feature in a width direction and method thereof
Grant 7,161,199 - Chen , et al. January 9, 2
2007-01-09
Method of forming an electronic device
App 20060223266 - Lim; Sangwoo ;   et al.
2006-10-05
Integrated circuit with multiple spacer insulating region widths
Grant 7,064,396 - Chen , et al. June 20, 2
2006-06-20
Method for forming multiple gate oxide thickness utilizing ashing and cleaning
Grant 7,041,562 - Lim , et al. May 9, 2
2006-05-09
Differentially nitrided gate dielectrics in CMOS fabrication process
App 20060084220 - Lim; Sangwoo ;   et al.
2006-04-20
Transistor structure with stress modification and capacitive reduction feature in a channel direction and method thereof
App 20060043500 - Chen; Jian ;   et al.
2006-03-02
Transistor structure with stress modification and capacitive reduction feature in a width direction and method thereof
App 20060043422 - Chen; Jian ;   et al.
2006-03-02
Integrated circuit with multiple spacer insulating region widths
App 20060011988 - Chen; Jian ;   et al.
2006-01-19
Isolation trench
Grant 6,979,627 - Yeap , et al. December 27, 2
2005-12-27
Method for making a semiconductor structure using silicon germanium
App 20050260807 - Orlowski, Marius K. ;   et al.
2005-11-24
Isolation trench
App 20050242403 - Yeap, Choh-Fei ;   et al.
2005-11-03
Integrated circuit with multiple spacer insulating region widths
App 20050190421 - Chen, Jian ;   et al.
2005-09-01
Multiple gate dielectric structure and method for forming
App 20050093063 - Lim, Sangwoo ;   et al.
2005-05-05
Semiconductor fabrication process using transistor spacers of differing widths
Grant 6,864,135 - Grudowski , et al. March 8, 2
2005-03-08
Semiconductor fabrication process using transistor spacers of differing widths
App 20040087090 - Grudowski, Paul A. ;   et al.
2004-05-06
Integrated circuit structure and method therefore
Grant 6,617,214 - Yeap , et al. September 9, 2
2003-09-09
Integrated circuit structure and method therefore
App 20020153559 - Yeap, Choh-Fei ;   et al.
2002-10-24
Method for forming trench isolation
App 20020098660 - Yeap, Choh-Fei ;   et al.
2002-07-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed