loadpatents
name:-0.033116102218628
name:-0.034497976303101
name:-0.00038814544677734
Yater; Jane A. Patent Filings

Yater; Jane A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yater; Jane A..The latest application filed is for "split gate device with doped region and method therefor".

Company Profile
0.45.37
  • Yater; Jane A. - Austin TX
  • Yater; Jane A - Austin TX
  • Yater; Jane A. - Matawan NJ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Split gate device with doped region and method therefor
Grant 10,026,820 - Chen , et al. July 17, 2
2018-07-17
Method of forming split gate memory with improved reliability
Grant 9,847,397 - Hong , et al. December 19, 2
2017-12-19
Split Gate Device With Doped Region And Method Therefor
App 20170278937 - CHEN; WEIZE ;   et al.
2017-09-28
Scalable split gate memory cell array
Grant 9,685,339 - Yater , et al. June 20, 2
2017-06-20
Method Of Forming Split Gate Memory With Improved Reliability
App 20160300919 - HONG; Cheong Min ;   et al.
2016-10-13
Method of forming split gate memory with improved reliability
Grant 9,397,176 - Hong , et al. July 19, 2
2016-07-19
Non-volatile memory (NVM) cell and a method of making
Grant 9,397,201 - Williams , et al. July 19, 2
2016-07-19
Methods for forming contact landing regions in split-gate non-volatile memory (NVM) cell arrays
Grant 9,331,092 - Yater , et al. May 3, 2
2016-05-03
Non-volatile Memory (nvm) Cell And A Method Of Making
App 20160071960 - WILLIAMS; JACOB T. ;   et al.
2016-03-10
Method to form a polysilicon nanocrystal thin film storage bitcell within a high k metal gate platform technology using a gate last process to form transistor gates
Grant 9,275,864 - Perera , et al. March 1, 2
2016-03-01
Method Of Forming Split Gate Memory With Improved Reliability
App 20160035848 - Hong; Cheong Min ;   et al.
2016-02-04
Integrated split gate non-volatile memory cell and logic device
Grant 9,252,246 - Perera , et al. February 2, 2
2016-02-02
Non-volatile memory (NVM) cell
Grant 9,219,167 - Williams , et al. December 22, 2
2015-12-22
Non-volatile memory (NVM) and high-k and metal gate integration using gate-first methodology
Grant 9,129,855 - Perera , et al. September 8, 2
2015-09-08
Methods For Forming Contact Landing Regions In Split-Gate Non-Volatile Memory (NVM) Cell Arrays
App 20150236035 - Yater; Jane A. ;   et al.
2015-08-20
Integrated split gate non-volatile memory cell and logic structure
Grant 9,082,650 - Perera , et al. July 14, 2
2015-07-14
Non-volatile Memory (nvm) Cell And A Method Of Making
App 20150179816 - WILLIAMS; JACOB T. ;   et al.
2015-06-25
Methods for forming contact landing regions in split-gate non-volatile memory (NVM) cell arrays
Grant 9,054,208 - Yater , et al. June 9, 2
2015-06-09
Non-volatile memory (NVM) and high voltage transistor integration
Grant 9,006,093 - Hong , et al. April 14, 2
2015-04-14
Non-volatile Memory (nvm) And High-k And Metal Gate Integration Using Gate-first Methodology
App 20150091079 - PERERA; ASANGA H. ;   et al.
2015-04-02
Methods For Forming Contact Landing Regions In Split-Gate Non-Volatile Memory (NVM) Cell Arrays
App 20150069490 - Yater; Jane A. ;   et al.
2015-03-12
Method of gate strapping in split-gate memory cell with inlaid gate
Grant 8,969,940 - Yater , et al. March 3, 2
2015-03-03
Method to Form a Polysilicon Nanocrystal Thin Film Storage Bitcell within a High K Metal Gate Platform Technology Using a Gate Last Process to Form Transistor Gates
App 20150054044 - Perera; Asanga H. ;   et al.
2015-02-26
Integrated Split Gate Non-volatile Memory Cell And Logic Structure
App 20150054049 - PERERA; Asanga H. ;   et al.
2015-02-26
Split gate non-volatile memory cell
Grant 8,962,416 - Winstead , et al. February 24, 2
2015-02-24
Split Gate Non-volatile Memory Cell
App 20150035034 - WINSTEAD; BRIAN A. ;   et al.
2015-02-05
Non-volatile Memory (nvm) And High Voltage Transistor Integration
App 20150001612 - HONG; CHEONG MIN ;   et al.
2015-01-01
Non-volatile memory (NVM) and high-K and metal gate integration using gate-last methodology
Grant 8,901,632 - Perera , et al. December 2, 2
2014-12-02
Scalable Split Gate Memory Cell Array
App 20140319593 - YATER; Jane A. ;   et al.
2014-10-30
Semiconductor device having different non-volatile memories having nanocrystals of differing densities and method therefor
Grant 8,679,912 - Kang , et al. March 25, 2
2014-03-25
Semiconductor Device Having Different Non-volatile Memories Having Nanocrystals Of Differing Densities And Method Therefor
App 20130193506 - KANG; SUNG-TAEG ;   et al.
2013-08-01
Method for integrating a non-volatile memory (NVM)
Grant 8,431,471 - Yater , et al. April 30, 2
2013-04-30
Method for forming a split-gate memory cell
Grant 8,372,699 - Kang , et al. February 12, 2
2013-02-12
Method for forming a semiconductor device having nanocrystals
Grant 8,329,543 - Kang , et al. December 11, 2
2012-12-11
Method for forming a semiconductor device having nanocrystals
Grant 8,329,544 - Kang , et al. December 11, 2
2012-12-11
Method For Forming A Semiconductor Device Having Nanocrystals
App 20120264282 - Kang; Sung-Taeg ;   et al.
2012-10-18
Method For Forming A Semiconductor Device Having Nanocrystal
App 20120264277 - Kang; Sung-Taeg ;   et al.
2012-10-18
Integrated Non-volatile Memory (nvm) And Method Therefor
App 20120126309 - YATER; JANE A. ;   et al.
2012-05-24
Method For Forming A Split-gate Memory Cell
App 20110207274 - KANG; SUNG-TAEG ;   et al.
2011-08-25
Self-aligned in-laid split gate memory and method of making
Grant 7,902,022 - Kang , et al. March 8, 2
2011-03-08
Self-aligned In-laid Split Gate Memory And Method Of Making
App 20100029052 - Kang; Sung-Taeg ;   et al.
2010-02-04
Electronic device including a memory array and conductive lines
Grant 7,471,560 - Yater , et al. December 30, 2
2008-12-30
Electronic Device Including A Memory Array And Conductive Lines
App 20080019178 - Yater; Jane A. ;   et al.
2008-01-24
Process for operating an electronic device including a memory array and conductive lines
Grant 7,262,997 - Yater , et al. August 28, 2
2007-08-28
Electronic device including discontinuous storage elements and a process for forming the same
Grant 7,256,454 - Yater , et al. August 14, 2
2007-08-14
Electronic device including discontinuous storage elements and a process for forming the same
App 20070018229 - Yater; Jane A. ;   et al.
2007-01-25
Electronic device including a memory array and conductive lines
App 20070019472 - Yater; Jane A. ;   et al.
2007-01-25
Method for forming a multi-bit non-volatile memory device
Grant 7,064,030 - Chindalore , et al. June 20, 2
2006-06-20
Method For Forming A Multi-bit Non-volatile Memory Device
App 20060079051 - Chindalore; Gowrishankar L. ;   et al.
2006-04-13
Non-volatile memory having a reference transistor
Grant 6,969,883 - Chindalore , et al. November 29, 2
2005-11-29
Method for removing nanoclusters from selected regions
Grant 6,964,902 - Steimle , et al. November 15, 2
2005-11-15
Non-volatile memory having a reference transistor and method for forming
Grant 6,955,967 - Chindalore , et al. October 18, 2
2005-10-18
Method for removing nanoclusters from selected regions
App 20050191808 - Steimle, Robert F. ;   et al.
2005-09-01
Non-volatile memory having a reference transistor
App 20050041503 - Chindalore, Gowrishankar L. ;   et al.
2005-02-24
Variable Gate Bias For A Reference Transistor In A Non-volatile Memory
App 20050007820 - Chindalore, Gowrishankar L. ;   et al.
2005-01-13
Variable gate bias for a reference transistor in a non-volatile memory
Grant 6,839,280 - Chindalore , et al. January 4, 2
2005-01-04
Non-volatile Memory Having A Reference Transistor And Method For Forming
App 20040266107 - Chindalore, Gowrishankar L. ;   et al.
2004-12-30
Program and erase in a thin film storage non-volatile memory
Grant 6,791,883 - Swift , et al. September 14, 2
2004-09-14
Gate voltage reduction in a memory read
Grant 6,751,125 - Prinz , et al. June 15, 2
2004-06-15
Gate Voltage Reduction In A Memory Read
App 20040085815 - Prinz, Erwin J. ;   et al.
2004-05-06
Program and erase in a thin film storage non-volatile memory
App 20030235083 - Swift, Craig T. ;   et al.
2003-12-25
Reversible thermoelectric converter
Grant 5,623,119 - Yater , et al. April 22, 1
1997-04-22
Reversible thermoelectric converter
Grant 5,356,484 - Yater , et al. October 18, 1
1994-10-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed