Yasuoka; Hideki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yasuoka; Hideki.The latest application filed is for "semiconductor device comprising a schottky barrier diode".

Company Profile

0.21.17

Yasuoka; Hideki - Tokyo JP
Yasuoka; Hideki - Hitachinaka JP
Yasuoka; Hideki - Musashino JP
Yasuoka; Hideki - Takasaki JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device comprising a Schottky barrier diode Grant 8,860,169 - Kato , et al. October 14, 2	2014-10-14
Semiconductor Device Comprising A Schottky Barrier Diode App 20140061847 - Kato; Kunihiko ; et al.	2014-03-06
Semiconductor device comprising a Schottky barrier diode Grant 8,604,583 - Kato , et al. December 10, 2	2013-12-10
Semiconductor device and a method of manufacturing the same Grant 8,324,706 - Yoshizumi , et al. December 4, 2	2012-12-04
Semiconductor Device Comprising A Schottky Barrier Diode App 20120187520 - KATO; Kunihiko ; et al.	2012-07-26
Semiconductor device comprising a schottky barrier diode Grant 8,169,047 - Kato , et al. May 1, 2	2012-05-01
Semiconductor Device And A Method Of Manufacturing The Same App 20100244137 - YOSHIZUMI; Keiichi ; et al.	2010-09-30
Method of manufacturing semiconductor integrated circuit device with high and low breakdown-voltage MISFETs Grant 7,790,554 - Yasuoka , et al. September 7, 2	2010-09-07
Semiconductor device and a method of manufacturing the same Grant 7,759,763 - Yoshizumi , et al. July 20, 2	2010-07-20
Semiconductor device with MISFET that includes embedded insulating film arranged between source/drain regions and channel Grant 7,592,669 - Yasuoka , et al. September 22, 2	2009-09-22
Semiconductor Integrated Circuit Device and Method of Manufacturing the Same App 20090209078 - YASUOKA; Hideki ; et al.	2009-08-20
Semiconductor integrated circuit device with high and low breakdown-voltage MISFETs Grant 7,541,661 - Yasuoka , et al. June 2, 2	2009-06-02
Semiconductor device and a method of manufacturing the same Grant 7,514,749 - Kato , et al. April 7, 2	2009-04-07
Semiconductor Device And A Method Of Manufacturing The Same App 20090065888 - KATO; KUNIHIKO ; et al.	2009-03-12
Method Of Manufacturing A Semiconductor Device App 20080258236 - Yasuoka; Hideki ; et al.	2008-10-23
Semiconductor Device And A Method Of Manufacturing The Same App 20080220580 - KATO; Kunihiko ; et al.	2008-09-11
Semiconductor Device And A Method Of Manufacturing The Same App 20080211029 - YOSHIZUMI; Keiichi ; et al.	2008-09-04
Semiconductor device and a method of manufacturing the same Grant 7,393,737 - Yoshizumi , et al. July 1, 2	2008-07-01
Semiconductor device and a method of manufacturing the same Grant 7,391,083 - Kato , et al. June 24, 2	2008-06-24
Method of manufacturing a semiconductor device that includes a process for forming a high breakdown voltage field effect transistor Grant 7,259,054 - Yasuoka , et al. August 21, 2	2007-08-21
Semiconductor integrated circuit device with high and low breakdown-voltage MISFETs Grant 7,224,037 - Yasuoka , et al. May 29, 2	2007-05-29
Semiconductor Integrated Circuit Device And Method Of Manufacturing The Same App 20070096247 - Yasuoka; Hideki ; et al.	2007-05-03
Semiconductor device and a method of manufacturing the same App 20070069326 - Yoshizumi; Keiichi ; et al.	2007-03-29
Semiconductor device and a method of manufacturing the same App 20060237795 - Kato; Kunihiko ; et al.	2006-10-26
Method of manufacturing a semiconductor integrated circuit device Grant 7,064,090 - Minami , et al. June 20, 2	2006-06-20
Method of manufacturing a semiconductor device App 20050104098 - Yasuoka, Hideki ; et al.	2005-05-19
Method of manufacturing a semiconductor integrated circuit device App 20050032298 - Minami, Shinichi ; et al.	2005-02-10
Semiconductor integrated circuit device and method of manufacturing the same App 20040251505 - Yasuoka, Hideki ; et al.	2004-12-16
Semiconductor integrated circuit device and method of manufacturing the same Grant 6,803,644 - Minami , et al. October 12, 2	2004-10-12
Semiconductor integrated circuit device and method of manufacturing the same Grant 6,780,717 - Yasuoka , et al. August 24, 2	2004-08-24
Semiconductor integrated circuit device and method of manufacturing the same App 20030104671 - Yasuoka, Hideki ; et al.	2003-06-05
Semiconductor integrated circuit device and method of manufacturing the same App 20020064917 - Yasuoka, Hideki ; et al.	2002-05-30
Semiconductor integrated circuit device and method of manufacturing the same App 20010013611 - Minami, Shinichi ; et al.	2001-08-16
Semiconductor integrated circuit device with power MOSFET incorporated Grant 5,256,893 - Yasuoka October 26, 1	1993-10-26
Method of manufacturing a semiconductor integrated circuit device Grant 4,662,057 - Yasuoka , et al. May 5, 1	1987-05-05
Semiconductor device and manufacturing method thereof Grant 4,616,405 - Yasuoka October 14, 1	1986-10-14
Method of forming bifets by forming isolation regions connected by diffusion in semiconductor substrate and epitaxial layer Grant 4,529,456 - Anzai , et al. July 16, 1	1985-07-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.