Yastrebenetsky; Kolya
Patent Applications and Registrations
Patent applications and USPTO patent grants for Yastrebenetsky; Kolya.The latest application filed is for "memory cells having increased structural stability".
- Yastrebenetsky; Kolya - Boise ID
| Patent | Date |
|---|---|
| Memory Cells Having Increased Structural Stability App 20220263019 - Aella; Pavan Kumar Reddy ; et al. | 2022-08-18 |
| Memory cells having increased structural stability Grant 11,367,833 - Aella , et al. June 21, 2 | 2022-06-21 |
| Memory Cells With Asymmetrical Electrode Interfaces App 20220059763 - Pirovano; Agostino ; et al. | 2022-02-24 |
| Memory cells with asymmetrical electrode interfaces Grant 11,133,463 - Pirovano , et al. September 28, 2 | 2021-09-28 |
| Tapered Memory Cell Profiles App 20210151673 - Pirovano; Agostino ; et al. | 2021-05-20 |
| Tapered memory cell profiles Grant 10,868,248 - Pirovano , et al. December 15, 2 | 2020-12-15 |
| Memory Cells With Asymmetrical Electrode Interfaces App 20200321522 - Pirovano; Agostino ; et al. | 2020-10-08 |
| Memory Device With Double Protective Liner App 20200286957 - Conti; Anna Maria ; et al. | 2020-09-10 |
| Memory cells with asymmetrical electrode interfaces Grant 10,672,981 - Pirovano , et al. | 2020-06-02 |
| Dual-layer dielectric in memory device Grant 10,629,652 - Bernhardt , et al. | 2020-04-21 |
| Memory Cells With Asymmetrical Electrode Interfaces App 20200119273 - Pirovano; Agostino ; et al. | 2020-04-16 |
| Memory cells with asymmetrical electrode interfaces Grant 10,541,364 - Pirovano , et al. Ja | 2020-01-21 |
| Tapered Memory Cell Profiles App 20200020855 - Pirovano; Agostino ; et al. | 2020-01-16 |
| Tapered memory cell profiles Grant 10,424,730 - Pirovano , et al. Sept | 2019-09-24 |
| Tapered Memory Cell Profiles App 20190252607 - Pirovano; Agostino ; et al. | 2019-08-15 |
| Memory Cells With Asymmetrical Electrode Interfaces App 20190252606 - Pirovano; Agostino ; et al. | 2019-08-15 |
| Dual-layer Dielectric In Memory Device App 20190206942 - Bernhardt; Michael J. ; et al. | 2019-07-04 |
| Memory Cells Having Increased Structural Stability App 20190044061 - Aella; Pavan Kumar Reddy ; et al. | 2019-02-07 |
| Dual-layer dielectric in memory device Grant 10,134,809 - Bernhardt , et al. November 20, 2 | 2018-11-20 |
| Dual-layer Dielectric In Memory Device App 20170271412 - Bernhardt; Michael J. ; et al. | 2017-09-21 |
| Dual-layer dielectric in memory device Grant 9,704,923 - Bernhardt , et al. July 11, 2 | 2017-07-11 |
| Dual-layer dielectric in memory device App 20170186815 - Bernhardt; Michael J. ; et al. | 2017-06-29 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 