Yang; Vicky

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yang; Vicky.The latest application filed is for "semiconductor heterostructures having reduced dislocation pile-ups and related methods".

Company Profile

0.8.8

Yang; Vicky - Windham NH
Yang; Vicky - Brookline MA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor heterostructures having reduced dislocation pile-ups and related methods Grant 9,934,964 - Leitz , et al. April 3, 2	2018-04-03
Semiconductor Heterostructures Having Reduced Dislocation Pile-Ups and Related Methods App 20160225609 - Leitz; Christopher ; et al.	2016-08-04
Semiconductor heterostructures having reduced dislocation pile-ups and related methods Grant 9,309,607 - Leitz , et al. April 12, 2	2016-04-12
Semiconductor Heterostructures Having Reduced Dislocation Pile-Ups and Related Methods App 20140338589 - Leitz; Christopher ; et al.	2014-11-20
Semiconductor heterostructures having reduced dislocation pile-ups and related methods Grant 8,823,056 - Leitz , et al. September 2, 2	2014-09-02
Semiconductor Heterostructures Having Reduced Dislocation Pile-Ups and Related Methods App 20120104461 - Leitz; Christopher ; et al.	2012-05-03
Semiconductor heterostructures having reduced dislocation pile-ups and related methods Grant 8,129,747 - Westhoff , et al. March 6, 2	2012-03-06
Semiconductor Heterostructures Having Reduced Dislocation Pile-Ups and Related Methods App 20110012172 - Leitz; Christopher ; et al.	2011-01-20
Semiconductor heterostructures having reduced dislocation pile-ups Grant 7,375,385 - Westhoff , et al. May 20, 2	2008-05-20
Methods of fabricating semiconductor heterostructures Grant 7,368,308 - Vineis , et al. May 6, 2	2008-05-06
Semiconductor Heterostructures Having Reduced Dislocation Pile-ups And Related Methods App 20080079024 - Westhoff; Richard ; et al.	2008-04-03
Semiconductor heterostructures and related methods Grant 7,049,627 - Vineis , et al. May 23, 2	2006-05-23
Methods of fabricating semiconductor heterostructures App 20060009012 - Leitz; Christopher ; et al.	2006-01-12
Semiconductor heterostructures and related methods App 20040087117 - Leitz, Christopher ; et al.	2004-05-06
Semiconductor heterostructures having reduced dislocation pile-ups and related methods App 20040075105 - Leitz, Christopher ; et al.	2004-04-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.