loadpatents
name:-0.008091926574707
name:-0.015377998352051
name:-0.0032138824462891
Yang; Tsai-Ming Patent Filings

Yang; Tsai-Ming

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yang; Tsai-Ming.The latest application filed is for "interface of integrated circuit die and method for arranging interface thereof".

Company Profile
2.12.9
  • Yang; Tsai-Ming - Hsinchu TW
  • YANG; Tsai-Ming - HSINCHU CITY TW
  • Yang; Tsai-Ming - Tainan TW
  • Yang; Tsai-Ming - Tainan City TW
  • Yang; Tsai-Ming - Tainan County TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Interface Of Integrated Circuit Die And Method For Arranging Interface Thereof
App 20220208684 - Wang; Ting-Hao ;   et al.
2022-06-30
Circuit of communication interface between two dies and method to manage communication interface
Grant 11,336,427 - Elkanovich , et al. May 17, 2
2022-05-17
Testing device and testing method
Grant 11,313,904 - Chen , et al. April 26, 2
2022-04-26
Clock data recovery device and method to alternatively adjust phases of outputted clock signals
Grant 11,169,561 - Chien , et al. November 9, 2
2021-11-09
Amplifier device and offset cancellation method
Grant 11,101,781 - Chen , et al. August 24, 2
2021-08-24
Testing Device And Testing Method
App 20210156916 - CHEN; Yen-Chung ;   et al.
2021-05-27
Amplifier Device And Offset Cancellation Method
App 20210091736 - CHEN; Yen-Chung ;   et al.
2021-03-25
Clock Data Recovery Device And Method
App 20210026396 - CHIEN; Ting-Hsu ;   et al.
2021-01-28
Multi-channel transceiver
Grant RE47,782 - Chen , et al. Dec
2019-12-24
Current-mode logic latch circuit
Grant 9,628,054 - Chen , et al. April 18, 2
2017-04-18
Active inductor and associated amplifying circuit
Grant 9,312,819 - Chen , et al. April 12, 2
2016-04-12
Esd Clamp Circuit
App 20150043113 - Yang; Tsai-Ming ;   et al.
2015-02-12
Current-mode D latch with reset function and associated circuit
Grant 8,928,380 - Yang , et al. January 6, 2
2015-01-06
Current-mode D Latch With Reset Function And Associated Circuit
App 20140285248 - Yang; Tsai-Ming ;   et al.
2014-09-25
Oscillation circuit and associated method
Grant 8,400,226 - Chen , et al. March 19, 2
2013-03-19
Oscillation Circuit And Associated Method
App 20130038399 - Chen; Yen-Chung ;   et al.
2013-02-14
Two-stage level shifting module
Grant 7,518,403 - Yang April 14, 2
2009-04-14
Two-Stage Level Shifting Module
App 20080290900 - Yang; Tsai-Ming
2008-11-27
Two-stage level shifting module
Grant 7,388,403 - Yang June 17, 2
2008-06-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed