loadpatents
Patent applications and USPTO patent grants for YANG; Jung-Chan.The latest application filed is for "semiconductor device and integrated circuit in hybrid row height structure".
Patent | Date |
---|---|
Integrated Circuit In Hybrid Row Height Structure App 20220293470 - KAO; Jerry Chang-Jui ;   et al. | 2022-09-15 |
Semiconductor Device And Integrated Circuit In Hybrid Row Height Structure App 20220293469 - KAO; Jerry Chang-Jui ;   et al. | 2022-09-15 |
Standard-cell layout structure with horn power and smart metal cut Grant 11,437,321 - Fan , et al. September 6, 2 | 2022-09-06 |
Integrated Circuit Device And Method App 20220246599 - CHANG; Yi-Jui ;   et al. | 2022-08-04 |
Methods Of Resistance And Capacitance Reduction To Circuit Output Nodes App 20220238515 - LAI; Po-Chia ;   et al. | 2022-07-28 |
Integrated Circuit Layouts With Source And Drain Contacts Of Different Widths App 20220208976 - CIOU; Shang-Syuan ;   et al. | 2022-06-30 |
Integrated circuit in hybrid row height structure Grant 11,355,395 - Kao , et al. June 7, 2 | 2022-06-07 |
Methods of resistance and capacitance reduction to circuit output nodes Grant 11,309,311 - Lai , et al. April 19, 2 | 2022-04-19 |
Integrated circuit layouts with source and drain contacts of different widths Grant 11,302,787 - Ciou , et al. April 12, 2 | 2022-04-12 |
Power Gating Cell Structure App 20220085005 - Chang; Wei-Ling ;   et al. | 2022-03-17 |
Semiconductor Device With V2v Rail And Methods Of Making Same App 20220068816 - YANG; Jung-Chan ;   et al. | 2022-03-03 |
Structure And Method Of Non-rectangular Cell In Semiconductor Device App 20220067259 - WANG; POCHUN ;   et al. | 2022-03-03 |
Integrated circuit, system, and method of forming the same Grant 11,188,703 - Huang , et al. November 30, 2 | 2021-11-30 |
Integrated Circuit App 20210366774 - KAO; Jerry Chang-Jui ;   et al. | 2021-11-25 |
Power Rail With Non-linear Edge App 20210350062 - YANG; Jung-Chan ;   et al. | 2021-11-11 |
Semiconductor Device And Method Of Manufacturing The Same App 20210343715 - WU; Guo-Huei ;   et al. | 2021-11-04 |
Method Of Designing An Integrated Circuit And Integrated Circuit App 20210326511 - LI; Jian-Sing ;   et al. | 2021-10-21 |
Double Height Cell Regions, Semiconductor Device Having The Same, And Method Of Generating A Layout Diagram Corresponding To The Same App 20210288144 - YANG; Jung-Chan ;   et al. | 2021-09-16 |
Pin Modification For Standard Cells App 20210265336 - CHANG; Fong-yuan ;   et al. | 2021-08-26 |
Power rail with non-linear edge Grant 11,093,684 - Yang , et al. August 17, 2 | 2021-08-17 |
Methods Of Resistance And Capacitance Reduction To Circuit Output Nodes App 20210249407 - LAI; Po-Chia ;   et al. | 2021-08-12 |
Buried Metal Track and Methods Forming Same App 20210242212 - Wang; Pochun ;   et al. | 2021-08-05 |
Metal Cut Region Location System App 20210240903 - YANG; Jung-Chan ;   et al. | 2021-08-05 |
Integrated circuit layout with asymmetric metal lines Grant 11,081,479 - Tsai , et al. August 3, 2 | 2021-08-03 |
Method for improved cut metal patterning Grant 11,080,461 - Chang , et al. August 3, 2 | 2021-08-03 |
Method of designing an integrated circuit and integrated circuit Grant 11,074,390 - Li , et al. July 27, 2 | 2021-07-27 |
Semiconductor Structures and Methods of Forming the Same App 20210225838 - Fan; Ni-Wan ;   et al. | 2021-07-22 |
Semiconductor device and method of manufacturing the same Grant 11,063,045 - Wu , et al. July 13, 2 | 2021-07-13 |
Integrated Circuit Layout Method And System App 20210209284 - LI; Jian-Sing ;   et al. | 2021-07-08 |
Pin modification for standard cells Grant 11,037,920 - Chang , et al. June 15, 2 | 2021-06-15 |
Buried metal track and methods forming same Grant 11,004,855 - Wang , et al. May 11, 2 | 2021-05-11 |
Semiconductor Device App 20210134947 - YANG; JUNG-CHAN ;   et al. | 2021-05-06 |
Metal cut region location method and system Grant 10,997,348 - Yang , et al. May 4, 2 | 2021-05-04 |
Semiconductor structures and methods of forming the same Grant 10,985,160 - Fan , et al. April 20, 2 | 2021-04-20 |
Double height cell regions, semiconductor device having the same, and method of generating a layout diagram corresponding to the same Grant 10,971,586 - Yang , et al. April 6, 2 | 2021-04-06 |
Integrated circuit layout method, device, and system Grant 10,970,451 - Li , et al. April 6, 2 | 2021-04-06 |
Semiconductor Device Having Fin Structure App 20210091066 - CHEN; SHUN-LI ;   et al. | 2021-03-25 |
Semiconductor Device And Layout Thereof App 20210082904 - HUANG; Cheng-I ;   et al. | 2021-03-18 |
Integrated Circuit, System For And Method Of Forming An Integrated Circuit App 20210082739 - YANG; Jung-Chan ;   et al. | 2021-03-18 |
Standard-cell layout structure with horn power and smart metal cut Grant 10,923,426 - Fan , et al. February 16, 2 | 2021-02-16 |
Method For Improved Cut Metal Patterning App 20210004518 - CHANG; Kuang-Ching ;   et al. | 2021-01-07 |
Semiconductor device having fin structure Grant 10,867,986 - Chen , et al. December 15, 2 | 2020-12-15 |
Integrated circuit, system for and method of forming an integrated circuit Grant 10,854,499 - Yang , et al. December 1, 2 | 2020-12-01 |
Semiconductor device and layout thereof Grant 10,854,593 - Huang , et al. December 1, 2 | 2020-12-01 |
Integrated Circuit And Method Of Manufacturing Same App 20200350250 - WANG; Pochun ;   et al. | 2020-11-05 |
Semiconductor Device And Method Of Manufacturing The Same App 20200328212 - WU; Guo-Huei ;   et al. | 2020-10-15 |
Integrated Circuit, System For And Method Of Forming An Integrated Circuit App 20200320244 - YANG; Jung-Chan ;   et al. | 2020-10-08 |
Method for improved cut metal patterning Grant 10,783,313 - Chang , et al. Sept | 2020-09-22 |
Layout For Integrated Circuit And The Integrated Circuit App 20200285797 - LEI; CHEOK-KEI ;   et al. | 2020-09-10 |
Integrated circuit, system for and method of forming an integrated circuit Grant 10,740,531 - Yang , et al. A | 2020-08-11 |
Integrated circuit and method of manufacturing same Grant 10,734,321 - Wang , et al. | 2020-08-04 |
Standard-cell Layout Structure With Horn Power And Smart Metal Cut App 20200243446 - Fan; Ni-Wan ;   et al. | 2020-07-30 |
Layout for integrated circuit and the integrated circuit Grant 10,685,162 - Lei , et al. | 2020-06-16 |
Standard-cell layout structure with horn power and smart metal cut Grant 10,672,708 - Fan , et al. | 2020-06-02 |
Pin Modification For Standard Cells App 20200152617 - CHANG; Fong-Yuan ;   et al. | 2020-05-14 |
Power Rail With Non-linear Edge App 20200134133 - YANG; Jung-Chan ;   et al. | 2020-04-30 |
Integrated Circuit Layouts With Source And Drain Contacts Of Different Widths App 20200135869 - Ciou; Shang-Syuan ;   et al. | 2020-04-30 |
Integrated Circuits And Manufacturing Methods Thereof App 20200126986 - KESHAVARZI; Ali ;   et al. | 2020-04-23 |
Integrated Circuit, System, And Method Of Forming The Same App 20200104451 - HUANG; Sang-Chi ;   et al. | 2020-04-02 |
Method Of Designing An Integrated Circuit And Integrated Circuit App 20200104450 - LI; Chien-Hsing ;   et al. | 2020-04-02 |
Metal Cut Region Location Method And System App 20200104448 - YANG; Jung-Chan ;   et al. | 2020-04-02 |
Integrated Circuit Layout Method, Device, And System App 20200104446 - LI; Jian-Sing ;   et al. | 2020-04-02 |
Method For Improved Cut Metal Patterning App 20200074043 - CHANG; Kuang-Ching ;   et al. | 2020-03-05 |
Pin modification for standard cells Grant 10,559,558 - Chang , et al. Feb | 2020-02-11 |
Integrated circuits and manufacturing methods thereof Grant 10,535,655 - Keshavarzi , et al. Ja | 2020-01-14 |
Double Height Cell Regions, Semiconductor Device Having The Same, And Method Of Generating A Layout Diagram Corresponding To The App 20200006481 - YANG; Jung-Chan ;   et al. | 2020-01-02 |
Semiconductor Structures and Methods of Forming the Same App 20190393219 - Fan; Ni-Wan ;   et al. | 2019-12-26 |
Buried Metal Track and Methods Forming Same App 20190341387 - Wang; Pochun ;   et al. | 2019-11-07 |
Buried metal track and methods forming same Grant 10,446,555 - Wang , et al. Oc | 2019-10-15 |
Semiconductor structures and methods of forming the same Grant 10,446,546 - Fan , et al. Oc | 2019-10-15 |
Semiconductor device with fill cells Grant 10,331,838 - Yang , et al. | 2019-06-25 |
Semiconductor Device Having Fin Structure App 20190189609 - CHEN; SHUN-LI ;   et al. | 2019-06-20 |
Layout For Integrated Circuit And The Integrated Circuit App 20190121931 - LEI; CHEOK-KEI ;   et al. | 2019-04-25 |
Pin Modification For Standard Cells App 20190103392 - CHANG; Fong-yuan ;   et al. | 2019-04-04 |
Semiconductor Device And Layout Thereof App 20190103393 - HUANG; Cheng-I ;   et al. | 2019-04-04 |
Integrated Circuit, System For And Method Of Forming An Integrated Circuit App 20190102503 - YANG; Jung-Chan ;   et al. | 2019-04-04 |
Integrated Circuit And Method Of Manufacturing Same App 20190096811 - WANG; Pochun ;   et al. | 2019-03-28 |
Buried Metal Track and Methods Forming Same App 20190067290 - Wang; Pochun ;   et al. | 2019-02-28 |
Semiconductor device and layout thereof Grant 10,163,882 - Huang , et al. Dec | 2018-12-25 |
Layout method for integrated circuit and layout of the integrated circuit Grant 10,163,883 - Lei , et al. Dec | 2018-12-25 |
Standard-cell Layout Structure With Horn Power And Smart Metal Cut App 20180350743 - Fan; Ni-Wan ;   et al. | 2018-12-06 |
Electromigration resistant semiconductor device Grant 10,128,234 - Fan , et al. November 13, 2 | 2018-11-13 |
Semiconductor Device With Fill Cells App 20180165399 - YANG; Jung-Chan ;   et al. | 2018-06-14 |
Integrated Circuit, System For And Method Of Forming An Integrated Circuit App 20180151411 - YANG; Jung-Chan ;   et al. | 2018-05-31 |
Integrated Circuit, System For And Method Of Forming An Integrated Circuit App 20180150589 - YANG; Jung-Chan ;   et al. | 2018-05-31 |
Electromigration Resistant Semiconductor Device App 20180145070 - Fan; Ni-Wan ;   et al. | 2018-05-24 |
Semiconductor Structures and Methods of Forming the Same App 20180138171 - Fan; Ni-Wan ;   et al. | 2018-05-17 |
Layout Method For Integrated Circuit And Layout Of The Integrated Circuit App 20170365592 - LEI; CHEOK-KEI ;   et al. | 2017-12-21 |
Semiconductor Device And Layout Thereof App 20170179105 - HUANG; Cheng-I ;   et al. | 2017-06-22 |
Standard-cell Layout Structure With Horn Power And Smart Metal Cut App 20170154848 - Fan; Ni-Wan ;   et al. | 2017-06-01 |
Integrated Circuits And Manufacturing Methods Thereof App 20160372469 - Keshavarzi; Ali ;   et al. | 2016-12-22 |
Integrated circuits and manufacturing methods thereof Grant 9,312,260 - Keshavarzi , et al. April 12, 2 | 2016-04-12 |
Integrated Circuits And Manufacturing Methods Thereof App 20110291200 - KESHAVARZI; Ali ;   et al. | 2011-12-01 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.