loadpatents
name:-0.035327911376953
name:-0.036240100860596
name:-0.0015177726745605
Yang; Hsu Kai Patent Filings

Yang; Hsu Kai

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yang; Hsu Kai.The latest application filed is for "hair cutting device adapted for cutting one's own hair".

Company Profile
1.32.30
  • Yang; Hsu Kai - Pleasanton CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Hair cutting device adapted for cutting one's own hair
Grant 11,396,106 - Yang , et al. July 26, 2		2022-07-26
Hair Cutting Device Adapted for Cutting One's Own Hair
App 20220134585 - Yang; Hsu Kai ;   et al.		2022-05-05
Method and apparatus for scrubbing accumulated data errors from a memory system
Grant 9,170,879 - Yang October 27, 2		2015-10-27
Method and apparatus for scrubbing accumulated disturb data errors in an array of SMT MRAM memory cells including rewriting reference bits
Grant 8,775,865 - Yang July 8, 2		2014-07-08
Shared bit line SMT MRAM array with shunting transistors between bit lines
Grant 8,654,577 - Yang , et al. February 18, 2		2014-02-18
Shared Bit Line SMT MRAM Array with Shunting Transistors Between Bit Lines
App 20130301347 - Yang; Hsu-Kai ;   et al.		2013-11-14
Shared bit line SMT MRAM array with shunting transistors between bit lines
Grant 8,576,618 - Yang , et al. November 5, 2		2013-11-05
Shared bit line SMT MRAM array with shunting transistors between bit lines
Grant 8,570,793 - Yang , et al. October 29, 2		2013-10-29
Shared bit line SMT MRAM array with shunting transistors between bit lines
Grant 8,565,014 - Yang , et al. October 22, 2		2013-10-22
Shared Bit Line Smt Mram Array With Shunting Transistors Between Bit Lines
App 20130265821 - Yang; Hsu-Kai ;   et al.		2013-10-10
Shared Bit Line Smt Mram Array With Shunting Transistors Between Bit Lines
App 20130250672 - Yang; Hsu-Kai ;   et al.		2013-09-26
Shared Bit Line SMT MRAM Array with Shunting Transistors Between Bit Lines
App 20130250673 - Yang; Hsu-Kai ;   et al.		2013-09-26
Shared bit line SMT MRAM array with shunting transistors between the bit lines
Grant 8,437,181 - Yang , et al. May 7, 2		2013-05-07
Read disturb free SMT MRAM reference cell circuit
Grant 8,274,819 - Yang September 25, 2		2012-09-25
Boosted gate voltage programming for spin-torque MRAM array
Grant 8,248,841 - Yang August 21, 2		2012-08-21
Shared bit line SMT MRAM array with shunting transistors between the bit lines
App 20110317479 - Yang; Hsu Kai ;   et al.		2011-12-29
Method and apparatus for scrubbing accumulated data errors from a memory system
App 20110289386 - Yang; Hsu Kai		2011-11-24
Gate drive voltage boost schemes for memory array
Grant 8,018,758 - Yang September 13, 2		2011-09-13
Read disturb free SMT MRAM reference cell circuit
App 20110188305 - Yang; Hsu Kai		2011-08-04
Magnetic memory capable of minimizing gate voltage stress in unselected memory cells
Grant 7,986,572 - Yang July 26, 2		2011-07-26
Devices using addressable magnetic tunnel junction array to detect magnetic particles
Grant 7,977,111 - Shi , et al. July 12, 2		2011-07-12
Single bit line SMT MRAM array architecture and the programming method
Grant 7,957,183 - Yang June 7, 2		2011-06-07
Gate drive voltage boost schemes for memory array II
App 20110038200 - Yang; Hsu Kai		2011-02-17
Gate drive voltage boost schemes for memory array
App 20110002162 - Yang; Hsu Kai		2011-01-06
Method and apparatus for scrubbing accumulated data errors from a memory system
App 20100332900 - Yang; Hsu Kai		2010-12-30
Boosted gate voltage programming for spin-torque MRAM array
App 20100321985 - Yang; Hsu Kai		2010-12-23
Spin-torque MRAM: spin-RAM, array
Grant 7,852,662 - Yang , et al. December 14, 2		2010-12-14
Read disturb-free SMT reference cell scheme
App 20100302838 - Wang; Pokang ;   et al.		2010-12-02
Single bit line SMT MRAM array architecture and the programming method
App 20100277974 - Yang; Hsu Kai		2010-11-04
Boosted gate voltage programming for spin-torque MRAM array
Grant 7,782,661 - Yang August 24, 2		2010-08-24
Solid state drive controller with fast NVRAM buffer and non-volatile tables
App 20100191896 - Yang; Hsu Kai ;   et al.		2010-07-29
PC architecture using fast NV RAM in main memory
App 20100153633 - Yang; Hsu Kai		2010-06-17
Method and implementation of stress test for MRAM
Grant 7,609,543 - Yang , et al. October 27, 2		2009-10-27
Devices using addressable magnetic tunnel junction array to detect magnetic particles
App 20090186770 - Shi; Xizeng ;   et al.		2009-07-23
Method and implementation of stress test for MRAM
App 20090086531 - Yang; Hsu Kai ;   et al.		2009-04-02
Boosted gate voltage programming for spin-torque MRAM array
App 20090073756 - Yang; Hsu Kai		2009-03-19
Reference cell scheme for MRAM
Grant 7,499,314 - Yang , et al. March 3, 2		2009-03-03
Programming scheme for segmented word line MRAM array
Grant 7,480,172 - Shi , et al. January 20, 2		2009-01-20
Spin-torque MRAM: spin-RAM, array
App 20080266943 - Yang; Hsu Kai ;   et al.		2008-10-30
Adaptive algorithm for MRAM manufacturing
Grant 7,369,430 - Yang , et al. May 6, 2		2008-05-06
Reference cell scheme for MRAM
App 20080094884 - Yang; Hsu Kai ;   et al.		2008-04-24
Configurable MRAM and method of configuration
Grant 7,362,644 - Yang , et al. April 22, 2		2008-04-22
Adaptive algorithm for MRAM manufacturing
Grant 7,321,519 - Yang , et al. January 22, 2		2008-01-22
Reference cell scheme for MRAM
Grant 7,321,507 - Yang , et al. January 22, 2		2008-01-22
Novel programming scheme for segmented word line MRAM array
App 20070171702 - Shi; Xizeng ;   et al.		2007-07-26
Configurable MRAM and method of configuration
App 20070140033 - Yang; Hsu Kai ;   et al.		2007-06-21
Adaptive algorithm for MRAM manufacturing
Grant 7,224,628 - Yang , et al. May 29, 2		2007-05-29
Reference cell scheme for MRAM
App 20070115717 - Yang; Hsu Kai ;   et al.		2007-05-24
Highly efficient segmented word line MRAM array
Grant 7,184,302 - Yang , et al. February 27, 2		2007-02-27
World line segment select transistor on word line current source side
Grant 7,180,769 - Wang , et al. February 20, 2		2007-02-20
Adaptive algorithim for MRAM manufacturing
App 20060250867 - Yang; Hsu Kai ;   et al.		2006-11-09
Adaptive algorithm for MRAM manufacturing
App 20060250865 - Yang; Hsu Kai ;   et al.		2006-11-09
Adaptive algorithm for MRAM manufacturing
App 20060250866 - Yang; Hsu Kai ;   et al.		2006-11-09
World Line Segment Select Transistor On Word Line Current Source Side
App 20060227597 - Wang; Po-Kang ;   et al.		2006-10-12
Highly efficient segmented word line MRAM array
App 20060221673 - Yang; Hsu Kai ;   et al.		2006-10-05
Adaptive algorithm for MRAM manufacturing
Grant 7,085,183 - Yang , et al. August 1, 2		2006-08-01
Testing electronic devices
Grant 6,392,427 - Yang May 21, 2		2002-05-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed