Yanagigawa; Hiroshi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yanagigawa; Hiroshi.The latest application filed is for "semiconductor device and method of manufacturing the same".

Company Profile

5.11.15

Yanagigawa; Hiroshi - Tokyo JP
Yanagigawa; Hiroshi - Ibaraki JP
Yanagigawa; Hiroshi - Hitachinaka JP
YANAGIGAWA; Hiroshi - Hitachinaka-shi JP
Yanagigawa; Hiroshi - Shiga JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device Grant 11,362,207 - Sakai , et al. June 14, 2	2022-06-14
Semiconductor Device And Method Of Manufacturing The Same App 20210217844 - YANAGIGAWA; Hiroshi ; et al.	2021-07-15
Semiconductor Device App 20210159331 - SAKAI; Atsushi ; et al.	2021-05-27
Semiconductor device and method of manufacturing the same Grant 11,004,749 - Moriya , et al. May 11, 2	2021-05-11
Semiconductor Device App 20200411683 - KAYA; Yoshinori ; et al.	2020-12-31
Semiconductor device and method for manufacturing the same Grant 10,763,336 - Yanagigawa Sep	2020-09-01
Semiconductor Device And Method Of Manufacturing The Same App 20200126977 - MORIYA; Taro ; et al.	2020-04-23
Semiconductor device and method of manufacturing the same Grant 10,529,846 - Moriya , et al. J	2020-01-07
Semiconductor device and circuit arrangement using the same Grant 10,250,255 - Yanagigawa	2019-04-02
Semiconductor Device And Method For Manufacturing The Same App 20190097008 - YANAGIGAWA; Hiroshi	2019-03-28
Semiconductor Device And Method Of Manufacturing The Same App 20190043983 - MORIYA; Taro ; et al.	2019-02-07
Semiconductor device and method of manufacturing the same Grant 9,960,269 - Yanagigawa , et al. May 1, 2	2018-05-01
Semiconductor Device App 20170279446 - YANAGIGAWA; Hiroshi	2017-09-28
Semiconductor Device And Method Of Maufacturing The Same App 20170222039 - YANAGIGAWA; Hiroshi ; et al.	2017-08-03
Semiconductor device Grant 9,698,773 - Yanagigawa July 4, 2	2017-07-04
Semiconductor Device And Circuit Arrangement Using The Same App 20160308529 - YANAGIGAWA; Hiroshi	2016-10-20
Semiconductor Device App 20160043714 - YANAGIGAWA; Hiroshi	2016-02-11
Semiconductor device and method of manufacturing the same Grant 7,884,421 - Yanagigawa February 8, 2	2011-02-08
Power switch circuit having variable resistor coupled between input terminal and output transistor and changing its resistance based on state of output transistor Grant 7,733,133 - Yanagigawa , et al. June 8, 2	2010-06-08
Bidirectional switch having control gate embedded in semiconductor substrate and semiconductor device App 20100001314 - Yanagigawa; Hiroshi	2010-01-07
Power switch circuit having variable resistor coupled between input terminal and output transistor and changing its resistance based on state of output transistor App 20090179685 - Yanagigawa; Hiroshi ; et al.	2009-07-16
Charge pump circuit with reduced parasitic capacitance Grant 7,439,795 - Yanagigawa , et al. October 21, 2	2008-10-21
Dead time control circuit capable of adjusting temperature characteristics of dead time Grant 7,400,163 - Yanagigawa , et al. July 15, 2	2008-07-15
Charge Pump Circuit With Reduced Parasitic Capacitance App 20080111598 - YANAGIGAWA; Hiroshi ; et al.	2008-05-15
Semiconductor device and method of manufacturing the same App 20080029813 - YANAGIGAWA; Hiroshi	2008-02-07
Dead time control circuit capable of adjusting temperature characteristics of dead time App 20060290401 - Yanagigawa; Hiroshi ; et al.	2006-12-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.