loadpatents
Patent applications and USPTO patent grants for Yamashita; Takekazu.The latest application filed is for "semiconductor device downsizing its built-in driver".
Patent | Date |
---|---|
Semiconductor device downsizing its built-in driver Grant 6,756,803 - Miura , et al. June 29, 2 | 2004-06-29 |
Semiconductor integrated circuit for multi-chip package with means to optimize internal drive capacity Grant 6,724,237 - Yamashita , et al. April 20, 2 | 2004-04-20 |
Semiconductor Device Downsizing Its Built-in Driver App 20040027150 - Miura, Manabu ;   et al. | 2004-02-12 |
Semiconductor integrated circuit and multi-chip package App 20030057775 - Yamashita, Takekazu ;   et al. | 2003-03-27 |
Semiconductor memory device having configuration suited for high integration App 20020034116 - Yamashita, Takekazu ;   et al. | 2002-03-21 |
Semiconductor device test board and method for evaluating semiconductor devices Grant 6,114,866 - Matsuo , et al. September 5, 2 | 2000-09-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.