Yamasaki; Kyoji

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yamasaki; Kyoji.The latest application filed is for "imaging device".

Company Profile

0.16.11

Yamasaki; Kyoji - Tokyo JP
Yamasaki; Kyoji - Hyogo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Imaging device Grant 9,888,192 - Kitamori , et al. February 6, 2	2018-02-06
Imaging Device App 20170187969 - KITAMORI; Tatsuya ; et al.	2017-06-29
Image Sensor Device App 20170077166 - KITAMORI; Tatsuya ; et al.	2017-03-16
Semiconductor device and level conversion circuit Grant 7,288,965 - Yamasaki , et al. October 30, 2	2007-10-30
Semiconductor device and level conversion circuit App 20070103197 - Yamasaki; Kyoji ; et al.	2007-05-10
Semiconductor device and level conversion circuit Grant 7,161,387 - Yamasaki , et al. January 9, 2	2007-01-09
Semiconductor device and level conversion circuit App 20050068062 - Yamasaki, Kyoji ; et al.	2005-03-31
Semiconductor integrated circuit device having two types of internal power supply circuits Grant 6,809,576 - Yamasaki October 26, 2	2004-10-26
Semiconductor device having test mode Grant 6,661,729 - Yamasaki December 9, 2	2003-12-09
Semiconductor integrated circuit device with noise filter Grant 6,657,879 - Yamasaki December 2, 2	2003-12-02
Semiconductor memory device capable of imposing large stress on transistor Grant 6,631,092 - Yamasaki October 7, 2	2003-10-07
Semiconductor integrated circuit having a structure for equalizing interconnection lengths and memory module provided with the semiconductor integrated circuit Grant 6,594,167 - Yamasaki , et al. July 15, 2	2003-07-15
Semiconductor device having test mode App 20030076728 - Yamasaki, Kyoji	2003-04-24
Semiconductor memory device capable of imposing large stress on transistor App 20030063509 - Yamasaki, Kyoji	2003-04-03
Semiconductor integraged circuit device with noise filter App 20030039136 - Yamasaki, Kyoji	2003-02-27
Semiconductor memory device with a rapid packet data input, capable of operation check with low speed tester Grant 6,519,194 - Tsujino , et al. February 11, 2	2003-02-11
Semiconductor device having test mode App 20020141261 - Yamasaki, Kyoji	2002-10-03
Semiconductor integrated circuit having semiconductor packages for mounting integrated circuit chips on both sides of a substrate Grant 6,433,422 - Yamasaki August 13, 2	2002-08-13
Semiconductor integrated circuit having a self-refresh function Grant 6,404,687 - Yamasaki June 11, 2	2002-06-11
Semiconductor integrated circuit device capable of externally monitoring internal voltage App 20020053943 - Yamasaki, Kyoji ; et al.	2002-05-09
Semiconductor memory device with a rapid packet data input, capable of operation check with low speed tester App 20020048211 - Tsujino, Mitsunori ; et al.	2002-04-25
Semiconductor integrated circuit having a self-refresh function App 20020000581 - Yamasaki, Kyoji	2002-01-03
Semiconductor device Grant 6,285,622 - Haraguchi , et al. September 4, 2	2001-09-04
Semiconductor device package Grant 6,147,398 - Nakazato , et al. November 14, 2	2000-11-14
Semiconductor device structured to be less susceptible to power supply noise Grant 5,973,554 - Yamasaki , et al. October 26, 1	1999-10-26
Semiconductor memory device including internal power supply circuit generating a plurality of internal power supply voltages at different levels Grant 5,859,799 - Matsumoto , et al. January 12, 1	1999-01-12
Constant current generating circuit Grant 5,757,175 - Morishita , et al. May 26, 1	1998-05-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.