loadpatents
Patent applications and USPTO patent grants for YAMAGATA; Yasushi.The latest application filed is for "semiconductor integrated circuit device and wearable device".
Patent | Date |
---|---|
Semiconductor Integrated Circuit Device And Wearable Device App 20220301618 - KAMOHARA; Shiro ;   et al. | 2022-09-22 |
Semiconductor integrated circuit device with SOTE and MOS transistors Grant 11,373,700 - Kamohara , et al. June 28, 2 | 2022-06-28 |
Semiconductor Integrated Circuit Device And Wearable Device App 20190244659 - KAMOHARA; Shiro ;   et al. | 2019-08-08 |
Semiconductor integrated circuit device and wearable device Grant 10,311,943 - Kamohara , et al. | 2019-06-04 |
Semiconductor device and manufacturing method thereof Grant 10,014,067 - Maekawa , et al. July 3, 2 | 2018-07-03 |
Semiconductor Integrated Circuit Device And Wearable Device App 20180158512 - KAMOHARA; Shiro ;   et al. | 2018-06-07 |
Semiconductor integrated circuit device and wearable device Grant 9,959,924 - Kamohara , et al. May 1, 2 | 2018-05-01 |
Multi-project wafer with IP protection by reticle mask pattern modification Grant 9,947,645 - Tan , et al. April 17, 2 | 2018-04-17 |
Semiconductor Device And Manufacturing Method Thereof App 20170263328 - MAEKAWA; Keiichi ;   et al. | 2017-09-14 |
Semiconductor Integrated Circuit Device And Wearable Device App 20170178717 - KAMOHARA; Shiro ;   et al. | 2017-06-22 |
Semiconductor device with mode designation and substrate bias circuits Grant 9,646,679 - Kamohara , et al. May 9, 2 | 2017-05-09 |
Semiconductor Integrated Circuit Device And Wearable Device App 20160180923 - KAMOHARA; Shiro ;   et al. | 2016-06-23 |
Ip Protection App 20150294964 - TAN; Soon Yoeng ;   et al. | 2015-10-15 |
IP protection Grant 9,069,923 - Tan , et al. June 30, 2 | 2015-06-30 |
Ip Protection App 20120319246 - TAN; Soon Yoeng ;   et al. | 2012-12-20 |
Non-volatile semiconductor memory device and method for erasure and production thereof Grant 5,535,158 - Yamagata July 9, 1 | 1996-07-09 |
Dry etching apparatus and method of forming a via hole in an interlayer insulator using same Grant 5,362,358 - Yamagata , et al. November 8, 1 | 1994-11-08 |
Method for fabricating semiconductor device Grant 5,210,053 - Yamagata May 11, 1 | 1993-05-11 |
EPROM erasable by UV radiation having redundant circuit Grant 5,070,378 - Yamagata December 3, 1 | 1991-12-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.