loadpatents
Patent applications and USPTO patent grants for Yamada; Haruyasu.The latest application filed is for "method of making semiconductor ic including polar transistors".
Patent | Date |
---|---|
Method of making semiconductor IC including polar transistors Grant 5,066,602 - Takemoto , et al. November 19, 1 | 1991-11-19 |
Serial-parallel type A/D converter having reference resistor chain and current source array Grant 5,019,820 - Matsuzawa , et al. May 28, 1 | 1991-05-28 |
Method of making bipolar transistors Grant 4,826,780 - Takemoto , et al. May 2, 1 | 1989-05-02 |
Image signal processor Grant 4,791,677 - Mori , et al. December 13, 1 | 1988-12-13 |
Image processor Grant 4,635,292 - Mori , et al. January 6, 1 | 1987-01-06 |
Oxide walled emitter Grant 4,484,211 - Takemoto , et al. November 20, 1 | 1984-11-20 |
Fully parallel threshold type analog-to-digital converter Grant 4,417,233 - Inoue , et al. November 22, 1 | 1983-11-22 |
Ghost signal cancellation system Grant 3,935,536 - Kimura , et al. January 27, 1 | 1976-01-27 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.