Yachareni; Santosh
Patent Applications and Registrations
Patent applications and USPTO patent grants for Yachareni; Santosh.The latest application filed is for "multi-chip stacked devices".
- Yachareni; Santosh - Hyderabad IN
- Yachareni; Santosh - San Diego CA
- Yachareni; Santosh - San Jose CA
- Yachareni; Santosh - Santa Clara CA
| Patent | Date |
|---|---|
| Multi-chip devices Grant 11,423,952 - Pulipati , et al. August 23, 2 | 2022-08-23 |
| Multi-chip stacked devices Grant 11,127,718 - Kandala , et al. September 21, 2 | 2021-09-21 |
| Multi-chip Stacked Devices App 20210217729 - KANDALA; Anil Kumar ; et al. | 2021-07-15 |
| Low offset and enhanced write margin for stacked fabric dies Grant 11,043,263 - Saraswatula , et al. June 22, 2 | 2021-06-22 |
| Multi-chip Devices App 20210183412 - Pulipati; Narendra Kumar ; et al. | 2021-06-17 |
| Yield-centric power gated regulated supply design with programmable leakers Grant 11,017,822 - Rkc Saraswatula , et al. May 25, 2 | 2021-05-25 |
| Multi-chip stacked devices Grant 11,004,833 - Kandala , et al. May 11, 2 | 2021-05-11 |
| Method and apparatus for multi-voltage domain sequential elements Grant 10,979,034 - Rahul , et al. April 13, 2 | 2021-04-13 |
| Multi-chip stacked devices Grant 10,886,921 - Koganti , et al. January 5, 2 | 2021-01-05 |
| Method and apparatus for error detection and correction Grant 10,725,841 - Rahul , et al. | 2020-07-28 |
| Encoding and decoding information for detecting and correcting bit errors Grant 10,673,464 - Rahul , et al. | 2020-06-02 |
| System and method for SoC power-up sequencing Grant 10,637,462 - Pulipati , et al. | 2020-04-28 |
| Glitch detector and test glitch generator Grant 10,466,275 - Vundavalli , et al. No | 2019-11-05 |
| Adaptive read scheme for configuration SRAMs in a programmable device Grant 10,411,710 - Zhou , et al. Sept | 2019-09-10 |
| Circuit for and method of accessing memory elements in an integrated circuit device Grant 10,396,799 - Manda , et al. A | 2019-08-27 |
| Method and apparatus for error detection and correction Grant 10,177,794 - Rahul , et al. J | 2019-01-08 |
| Delay chain having Schmitt triggers Grant 10,069,487 - Kandala , et al. September 4, 2 | 2018-09-04 |
| System and method to reduce footprint and improve yield of fabric muxes in programmable logic devices Grant 9,680,474 - Kandala , et al. June 13, 2 | 2017-06-13 |
| Trimming a temperature dependent voltage reference Grant 9,634,648 - Zhou , et al. April 25, 2 | 2017-04-25 |
| Interconnect multiplexers and methods of reducing contention currents in an interconnect multiplexer Grant 9,509,307 - Santurkar , et al. November 29, 2 | 2016-11-29 |
| Power on-reset with built-in hysteresis Grant 9,407,254 - De , et al. August 2, 2 | 2016-08-02 |
| Encoding and decoding of information using a block code matrix Grant 8,972,833 - Rahul , et al. March 3, 2 | 2015-03-03 |
| Encoding and decoding of information using a block code matrix Grant 8,972,835 - Rahul , et al. March 3, 2 | 2015-03-03 |
| Dual port memory with write assist Grant 8,295,099 - Yachareni , et al. October 23, 2 | 2012-10-23 |
| Non-volatile memory array having drain-side segmentation for an FPGA device Grant 7,697,330 - Bellippady , et al. April 13, 2 | 2010-04-13 |
| Isolation scheme for static and dynamic FPGA partial programming Grant 7,548,095 - Wang , et al. June 16, 2 | 2009-06-16 |
| Non-volatile memory with source-side column select Grant 7,522,453 - Wang , et al. April 21, 2 | 2009-04-21 |
| Method for erasing a memory sector in virtual ground architecture with reduced leakage current Grant 6,819,591 - Kurihara , et al. November 16, 2 | 2004-11-16 |
| Method and system to minimize page programming time for flash memory devices Grant 6,744,666 - Yachareni , et al. June 1, 2 | 2004-06-01 |
| Method and system for testing a semiconductor memory device Grant 6,472,898 - Hollmer , et al. October 29, 2 | 2002-10-29 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 