loadpatents
Patent applications and USPTO patent grants for Yach; Randy L..The latest application filed is for "integrated circuit with sensor printed in situ".
Patent | Date |
---|---|
Interconnect monitor utilizing both open and short detection Grant 10,177,053 - Yach J | 2019-01-08 |
Integrated Circuit With Sensor Printed In Situ App 20180249583 - Yach; Randy L. ;   et al. | 2018-08-30 |
Interconnect Monitor Utilizing Both Open And Short Detection App 20170256469 - Yach; Randy L. | 2017-09-07 |
Integrated Circuit With Sensor Printed In Situ App 20160360622 - Yach; Randy L. ;   et al. | 2016-12-08 |
Vertical DMOS-field effect transistor Grant 9,257,517 - Braithwaite , et al. February 9, 2 | 2016-02-09 |
Laser Target Practice System, Method And Apparatus App 20130122471 - Yach; Randy L. ;   et al. | 2013-05-16 |
Ultra Thin Die To Improve Series Resistance Of A Fet App 20120126313 - Braithwaite; Rohan S. ;   et al. | 2012-05-24 |
Vertical Dmos-field Effect Transistor App 20120126314 - Braithwaite; Rohan S. ;   et al. | 2012-05-24 |
High voltage ESD-protection structure Grant 7,186,594 - Yach , et al. March 6, 2 | 2007-03-06 |
High voltage ESD-protection structure Grant 7,170,136 - Yach , et al. January 30, 2 | 2007-01-30 |
Low capacitance ESD-protection structure under a bond pad Grant 7,002,218 - Yach February 21, 2 | 2006-02-21 |
High voltage ESD-protection structure App 20060017109 - Yach; Randy L. ;   et al. | 2006-01-26 |
High voltage ESD-protection structure Grant 6,987,300 - Yach , et al. January 17, 2 | 2006-01-17 |
High voltage ESD-protection structure App 20050247980 - Yach, Randy L. ;   et al. | 2005-11-10 |
High voltage ESD-protection structure App 20050212052 - Yach, Randy L. ;   et al. | 2005-09-29 |
Low capacitance ESD-protection structure under a bond pad App 20050189593 - Yach, Randy L. | 2005-09-01 |
Event detection with a digital processor Grant 6,931,075 - Schlanger , et al. August 16, 2 | 2005-08-16 |
Event detection with a digital processor App 20020150178 - Schlanger, Steven Eric ;   et al. | 2002-10-17 |
Independently programmable memory segments within a PMOS electrically erasable programmable read only memory array achieved by N-well separation and method therefor App 20020014642 - Gerber, Donald S. ;   et al. | 2002-02-07 |
Force page paging scheme for microcontrollers of various sizes using data random access memory App 20010030905 - Yach, Randy L. | 2001-10-18 |
Layout technnique for a capacitor array using a continuous upper electrodes App 20010017383 - Yach, Randy L. ;   et al. | 2001-08-30 |
Computer system for allowing a two word jump instruction to be executed in the same number of cycles as a single word jump instruction App 20010001869 - Drake, Rodney J. ;   et al. | 2001-05-24 |
Phase locked loop with improved lock time and stability Grant 5,889,829 - Chiao , et al. March 30, 1 | 1999-03-30 |
Switched ground read for EPROM memory array Grant 5,812,456 - Hull , et al. September 22, 1 | 1998-09-22 |
Microcontroller with brownout detection Grant 5,606,511 - Yach February 25, 1 | 1997-02-25 |
Microcontroller power-up delay Grant 5,454,114 - Yach , et al. September 26, 1 | 1995-09-26 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.