Yabe; Yoshikazu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Yabe; Yoshikazu.The latest application filed is for "array-type processor having delay adjusting circuit".

Company Profile

0.7.11

Yabe; Yoshikazu - Kanagawa N/A JP
Yabe; Yoshikazu - Tokyo JP
Yabe; Yoshikazu - Inagi JP
Yabe, Yoshikazu - Kawasaki JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Array-type processor having delay adjusting circuit for adjusting a clock cycle in accordance with a critical path delay of the data path Grant 8,402,298 - Yabe March 19, 2	2013-03-19
Array-type processor having plural processor elements controlled by a state control unit Grant 8,151,089 - Fujii , et al. April 3, 2	2012-04-03
Configuration layout number controlled adjustable delaying of connection path changes among processors in array to reduce transition glitches Grant 7,752,420 - Izawa , et al. July 6, 2	2010-07-06
Array-type processor having state control units controlling a plurality of processor elements arranged in a matrix Grant 7,523,292 - Fujii , et al. April 21, 2	2009-04-21
Array-type processor having delay adjusting circuit App 20080201526 - Yabe; Yoshikazu	2008-08-21
Array-type Processor App 20080195842 - Izawa; Yoshitaka ; et al.	2008-08-14
Display Element, Method Of Driving Display Element And Portable Display Device App 20060198629 - Tomita; Junji ; et al.	2006-09-07
IC card App 20060176410 - Nose; Masaki ; et al.	2006-08-10
Array-type processor App 20040153625 - Fujii, Taro ; et al.	2004-08-05
Array-type processor App 20040107332 - Fujii, Taro ; et al.	2004-06-03
Array-type processor App 20040103264 - Fujii, Taro ; et al.	2004-05-27
Array-type processor App 20040078093 - Fujii, Taro ; et al.	2004-04-22
Data processing system, array-type processor, data processor, and information storage medium App 20030126404 - Anjo, Kenichiro ; et al.	2003-07-03
Multiple line buffer type memory LSI Grant 6,414,880 - Yabe , et al. July 2, 2	2002-07-02
Multiple line buffer type memory LSI App 20020031014 - Yabe, Yoshikazu ; et al.	2002-03-14
Plural line buffer type memory LSI App 20020021591 - Yabe, Yoshikazu ; et al.	2002-02-21
Memory integrated circuit and main memory and graphics memory systems applying the above Grant 6,263,413 - Motomura , et al. July 17, 2	2001-07-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.