name:-0.077692031860352
name:-0.059598922729492
name:-0.020250797271729
XUE; Lei Patent Filings

XUE; Lei

Patent Applications and Registrations

Patent applications and USPTO patent grants for XUE; Lei.The latest application filed is for "optimal design method and system for slope reinforcement with anti-slide piles".

Company Profile
19.62.77
  • XUE; Lei - Beijing CN
  • Xue; Lei - Hubei CN
  • Xue; Lei - Wuhan CN
  • Xue; Lei - Saratoga CA
  • Xue; Lei - Wuhan City Hubei Province
  • Xue; Lei - Shanghai CN
  • Xue; Lei - Shenzhen CN
  • Xue; Lei - Milpitas CA
  • Xue; Lei - San Jose CA US
  • Xue; Lei - Sunnyvale CA US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Trademarks
Patent Activity
PatentDate
Optimal Design Method And System For Slope Reinforcement With Anti-slide Piles
App 20220207196 - XUE; Lei ;   et al.
2022-06-30
Clamp and shear test device
Grant 11,371,921 - Zheng , et al. June 28, 2
2022-06-28
Three-dimensional memory devices and fabricating methods thereof
Grant 11,348,936 - Chen , et al. May 31, 2
2022-05-31
Three-dimensional memory devices and fabricating methods thereof
Grant 11,342,352 - Chen , et al. May 24, 2
2022-05-24
Channel Structures Having Protruding Portions In Three-dimensional Memory Device And Method For Forming The Same
App 20220149069 - Geng; Wanbo ;   et al.
2022-05-12
Channel Structures Having Protruding Portions In Three-dimensional Memory Device And Method For Forming The Same
App 20220149070 - Geng; Wanbo ;   et al.
2022-05-12
Discrete element method-based simulation method and system for acoustic emission
Grant 11,314,910 - Xue , et al. April 26, 2
2022-04-26
Three-dimensional Memory Devices With Channel Structures Having Plum Blossom Shape
App 20220123010 - Gao; Tingting ;   et al.
2022-04-21
Three-dimensional Memory Devices With Channel Structures Having Plum Blossom Shape And Methods For Forming The Same
App 20220123011 - Gao; Tingting ;   et al.
2022-04-21
Three-dimensional Nand Memory Device With Split Gates
App 20220123012 - GAO; Tingting ;   et al.
2022-04-21
Three-dimensional Semiconductor Device And Method Of Fabrication Thereof
App 20220123013 - GAO; Tingting ;   et al.
2022-04-21
Three-dimensional Nand Memory Device With Split Channel Gates
App 20220123004 - LIU; Xiaoxin ;   et al.
2022-04-21
Three-dimensional Memory Device And Method For Forming The Same
App 20220123016 - Liu; Xiaoxin ;   et al.
2022-04-21
On-chip capacitors in three-dimensional semiconductor devices and methods for forming the same
Grant 11,302,627 - Chen , et al. April 12, 2
2022-04-12
On-chip Capacitors In Three-dimensional Semiconductor Devices And Methods For Forming The Same
App 20220102267 - Chen; Liang ;   et al.
2022-03-31
Variable angle loading testing machine
Grant 11,287,356 - Guo , et al. March 29, 2
2022-03-29
Channel Structures Having Protruding Portions In Three-dimensional Memory Device And Method For Forming The Same
App 20220085055 - Geng; Wanbo ;   et al.
2022-03-17
On-chip Capacitors In Semiconductor Devices And Methods For Forming The Same
App 20220068797 - Xue; Lei ;   et al.
2022-03-03
On-chip Capacitors In Semiconductor Devices And Methods For Forming The Same
App 20220068795 - Xue; Lei ;   et al.
2022-03-03
Two-step L-shaped Selective Epitaxial Growth
App 20220028883 - GENG; Wanbo ;   et al.
2022-01-27
Methods For Forming Three-dimensional Memory Devices With Channel Structures Having Plum Blossom Shape
App 20220013537 - Geng; Wanbo ;   et al.
2022-01-13
Three-dimensional Memory Devices With Channel Structures Having Plum Blossom Shape
App 20220013536 - Geng; Wanbo ;   et al.
2022-01-13
Rock mass shear test system for high-energy accelerator computed tomography (CT) scanning
Grant 11,215,543 - Qi , et al. January 4, 2
2022-01-04
Non-volatile memory with silicided bit line contacts
Grant 11,183,509 - Lu , et al. November 23, 2
2021-11-23
Three-dimensional Memory Devices And Fabricating Methods Thereof
App 20210343742 - CHEN; Liang ;   et al.
2021-11-04
Variable Capacitor
App 20210336069 - Sun; Chao ;   et al.
2021-10-28
Three-dimensional Memory Devices And Fabricating Methods Thereof
App 20210296336 - XUE; Jiaqian ;   et al.
2021-09-23
Three-dimensional Memory Devices And Fabrication Methods Thereof
App 20210296361 - Xue; Lei ;   et al.
2021-09-23
Memory Device And Method For Forming The Same
App 20210265364 - HUANG; Bo ;   et al.
2021-08-26
Three-dimensional Memory Devices And Fabrication Methods Thereof
App 20210257380 - Xue; Lei ;   et al.
2021-08-19
Three-dimensional memory devices and fabricating methods thereof
Grant 11,094,714 - Chen , et al. August 17, 2
2021-08-17
Three-dimensional Memory Device And Manufacturing Method Thereof
App 20210242238 - Yao; Lan ;   et al.
2021-08-05
Three-dimensional memory device
Grant 11,069,712 - Yao , et al. July 20, 2
2021-07-20
Three-dimensional Memory Devices With Architecture Of Increased Number Of Bit Lines
App 20210091110 - Liu; Jun ;   et al.
2021-03-25
Three-dimensional Memory Devices And Fabricating Methods Thereof
App 20210035887 - CHEN; Liang ;   et al.
2021-02-04
Three-dimensional Memory Devices And Fabricating Methods Thereof
App 20210035888 - CHEN; Liang ;   et al.
2021-02-04
Three-dimensional Memory Devices And Fabricating Methods Thereof
App 20210036006 - CHEN; Liang ;   et al.
2021-02-04
Food container
Grant D907,444 - Huang , et al. January 12, 2
2021-01-12
Non-Volatile Memory With Silicided Bit Line Contacts
App 20200411537 - LU; Ching-Huang ;   et al.
2020-12-31
Three-dimensional memory devices with architecture of increased number of bit lines
Grant 10,879,263 - Liu , et al. December 29, 2
2020-12-29
Three-dimensional memory device and manufacturing method thereof
Grant 10,854,628 - Yao , et al. December 1, 2
2020-12-01
Three-dimensional Memory Device
App 20200350335 - Yao; Lan ;   et al.
2020-11-05
Three-dimensional Memory Devices With Architecture Of Increased Number Of Bit Lines
App 20200279863 - Liu; Jun ;   et al.
2020-09-03
Three-dimensional Memory Device And Manufacturing Method Thereof
App 20200219897 - Yao; Lan ;   et al.
2020-07-09
Non-volatile memory with silicided bit line contacts
Grant 10,692,877 - Lu , et al.
2020-06-23
Split-gate semiconductor device with L-shaped gate
Grant 10,593,688 - Bell , et al.
2020-03-17
Buried Trench Isolation in Integrated Circuits
App 20190198611 - Sugino; Rinji ;   et al.
2019-06-27
Self-aligned trench isolation in integrated circuits
Grant 10,256,137 - Lu , et al.
2019-04-09
Network attack detection method
Grant 10,193,910 - Xue , et al. Ja
2019-01-29
Food container
Grant D839,053 - Huang , et al. Ja
2019-01-29
Information processing method and device
Grant 10,178,204 - Luo , et al. J
2019-01-08
Split-gate Semiconductor Device With L-shaped Gate
App 20180358367 - Bell; Scott A. ;   et al.
2018-12-13
Vertical Division Of Three-dimensional Memory Device
App 20180323208 - Sugino; Rinji ;   et al.
2018-11-08
Split-gate semiconductor device with L-shaped gate
Grant 10,020,316 - Bell , et al. July 10, 2
2018-07-10
Memory device with multi-layer channel and charge trapping layer
Grant 10,020,317 - Zhang , et al. July 10, 2
2018-07-10
Self-aligned Trench Isolation In Integrated Circuits
App 20180166323 - LU; Ching-Huang ;   et al.
2018-06-14
Network Attack Detection Method
App 20180103045 - Xue; Lei ;   et al.
2018-04-12
Frequency Domain Equalization Method
App 20180026720 - Yi; Lilin ;   et al.
2018-01-25
Network attack detection method
Grant 9,876,807 - Xue , et al. January 23, 2
2018-01-23
Self-aligned trench isolation in integrated circuits
Grant 9,831,114 - Lu , et al. November 28, 2
2017-11-28
Memory Device with Multi-Layer Channel and Charge Trapping Layer
App 20170263623 - Zhang; Renhua ;   et al.
2017-09-14
Non-Volatile Memory With Silicided Bit Line Contacts
App 20170250192 - LU; Ching-Huang ;   et al.
2017-08-31
Data copy avoidance across a storage
Grant 9,734,074 - Jia , et al. August 15, 2
2017-08-15
Split-gate Semiconductor Device With L-shaped Gate
App 20170162586 - Bell; Scott ;   et al.
2017-06-08
Non-volatile memory with silicided bit line contacts
Grant 9,666,591 - Lu , et al. May 30, 2
2017-05-30
Split-gate semiconductor device with L-shaped gate
Grant 9,589,805 - Bell , et al. March 7, 2
2017-03-07
Removing cached data
Grant 9,588,906 - Xu , et al. March 7, 2
2017-03-07
Vertical Division Of Three-dimensional Memory Device
App 20170062456 - Sugino; Rinji ;   et al.
2017-03-02
Self-aligned trench isolation in integrated circuits
Grant 9,437,470 - Lu , et al. September 6, 2
2016-09-06
Integrating transistors with different poly-silicon heights on the same die
Grant 9,431,503 - Lin , et al. August 30, 2
2016-08-30
Buried Trench Isolation in Integrated Circuits
App 20160211321 - Sugino; Rinji ;   et al.
2016-07-21
Non-Volatile Memory With Silicided Bit Line Contacts
App 20160211271 - LU; Ching-Huang ;   et al.
2016-07-21
CT-NOR differential bitline sensing architecture
Grant 9,362,293 - Nazarian , et al. June 7, 2
2016-06-07
Information Processing Method And Device
App 20160119214 - Luo; Xiapu ;   et al.
2016-04-28
Network Attack Detection Method
App 20160105453 - Xue; Lei ;   et al.
2016-04-14
Split-gate Semiconductor Device With L-shaped Gate
App 20160035576 - BELL; Scott ;   et al.
2016-02-04
Non-volatile memory with silicided bit line contacts
Grant 9,252,154 - Lu , et al. February 2, 2
2016-02-02
Buried trench isolation in integrated circuits
Grant 9,252,026 - Sugino , et al. February 2, 2
2016-02-02
Oro and orpro with bit line trench to suppress transport program disturb
Grant 9,245,895 - Cheng , et al. January 26, 2
2016-01-26
Adjacent wordline disturb reduction using boron/indium implant
Grant 9,153,596 - Kathawala , et al. October 6, 2
2015-10-06
Buried Trench Isolation in Integrated Circuits
App 20150262838 - Sugino; Rinji ;   et al.
2015-09-17
Data Copy Avoidance Across A Storage
App 20150178213 - Jia; Ruiyong ;   et al.
2015-06-25
Ct-nor Differential Bitline Sensing Architecture
App 20150179656 - Nazarian; Hagop ;   et al.
2015-06-25
Self-aligned Trench Isolation In Integrated Circuits
App 20150097245 - LU; Ching-Huang ;   et al.
2015-04-09
Buried Trench Isolation In Integrated Circuits
App 20150097224 - XUE; Lei ;   et al.
2015-04-09
Removing Cached Data
App 20150095587 - Xu; Xinlei ;   et al.
2015-04-02
Non-Volatile Memory With Silicided Bit Line Contacts
App 20150017795 - Lu; Ching-Huang ;   et al.
2015-01-15
Non-Volatile memory with silicided bit line contacts
Grant 8,866,213 - Lu , et al. October 21, 2
2014-10-21
Memory cell system with multiple nitride layers
Grant 8,809,936 - Xue , et al. August 19, 2
2014-08-19
Patterned dummy wafers loading in batch type CVD
Grant 8,809,206 - Sugino , et al. August 19, 2
2014-08-19
Memory cell system using silicon-rich nitride
Grant 8,803,216 - Ding , et al. August 12, 2
2014-08-12
Non-Volatile Memory With Silicided Bit Line Contacts
App 20140209993 - LU; Ching-Huang ;   et al.
2014-07-31
Memory system with Fin FET technology
Grant 8,785,268 - Zheng , et al. July 22, 2
2014-07-22
Integrating Transistors With Different Poly-silicon Heights On The Same Die
App 20140117435 - LIN; Chuan ;   et al.
2014-05-01
Memory Device with Charge Trap
App 20140061771 - Ding; Meng ;   et al.
2014-03-06
Integrating transistors with different poly-silicon heights on the same die
Grant 8,652,907 - Lin , et al. February 18, 2
2014-02-18
Method and manufacture for embedded flash to achieve high quality spacers for core and high voltage devices and low temperature spacers for high performance logic devices
Grant 8,598,005 - Chan , et al. December 3, 2
2013-12-03
Memory cell system with charge trap
Grant 8,587,049 - Ding , et al. November 19, 2
2013-11-19
High read speed memory with gate isolation
Grant 8,520,437 - Fastow , et al. August 27, 2
2013-08-27
Method And Manufacture For Embedded Flash To Achieve High Quality Spacers For Core And High Voltage Devices And Low Temperature Spacers For High Performance Logic Devices
App 20130023101 - Chan; Simon Siu-Sing ;   et al.
2013-01-24
High Read Speed Memory With Gate Isolation
App 20120327717 - Fastow; Richard ;   et al.
2012-12-27
High read speed memory with gate isolation
Grant 8,279,674 - Fastow , et al. October 2, 2
2012-10-02
Integrating Transistors With Different Poly-silicon Heights On The Same Die
App 20120241871 - Lin; Chuan ;   et al.
2012-09-27
Patterned Dummy Wafers Loading In Batch Type Cvd
App 20120202355 - Sugino; Rinji ;   et al.
2012-08-09
Memory cell system with charge trap
Grant 8,143,661 - Fang , et al. March 27, 2
2012-03-27
High Read Speed Memory With Gate Isolation
App 20110317466 - Fastow; Richard ;   et al.
2011-12-29
Oro And Orpro With Bit Line Trench To Suppress Transport Program Disturb
App 20110278660 - Cheng; Ning ;   et al.
2011-11-17
ORO and ORPRO with bit line trench to suppress transport program disturb
Grant 8,012,830 - Cheng , et al. September 6, 2
2011-09-06
SI trench between bitline HDP for BVDSS improvement
Grant 7,951,675 - Xue , et al. May 31, 2
2011-05-31
Use of a polymer spacer and Si trench in a bitline junction of a flash memory cell to improve TPD characteristics
Grant 7,906,807 - Cheng , et al. March 15, 2
2011-03-15
Use Of A Polymer Spacer And Si Trench In A Bitline Junction Of A Flash Memory Cell To Improve Tpd Characteristics
App 20100264480 - Cheng; Ning ;   et al.
2010-10-21
Memory device with barrier layer
Grant 7,816,724 - Suh , et al. October 19, 2
2010-10-19
Adjacent Wordline Disturb Reduction Using Boron/indium Implant
App 20100213535 - Kathawala; Gulzar A. ;   et al.
2010-08-26
Use of a polymer spacer and Si trench in a bitline junction of a flash memory cell to improve TPD characteristics
Grant 7,776,688 - Cheng , et al. August 17, 2
2010-08-17
Si Trench Between Bitline Hdp For Bvdss Improvement
App 20090152669 - Xue; Lei ;   et al.
2009-06-18
Use Of A Polymer Spacer And Si Trench In A Bitline Junction Of A Flash Memory Cell To Improve Tpd Characteristics
App 20090042378 - Cheng; Ning ;   et al.
2009-02-12
Oro And Orpro With Bit Line Trench To Suppress Transport Program Disturb
App 20090039405 - Cheng; Ning ;   et al.
2009-02-12
Methods for fabricating flash memory devices
Grant 7,416,940 - Torii , et al. August 26, 2
2008-08-26
Memory Device with Barrier Layer
App 20080191269 - Suh; Youseok ;   et al.
2008-08-14
Integrated Circuit System With Memory System
App 20080150011 - Chan; Simon Siu-Sing ;   et al.
2008-06-26
Memory System With Fin Fet Technology
App 20080150029 - Zheng; Wei ;   et al.
2008-06-26
Memory System With Select Gate Erase
App 20080150000 - Suh; YouSeok ;   et al.
2008-06-26
Memory Cell System With Charge Trap
App 20080083946 - Fang; Shenqing ;   et al.
2008-04-10
Flash memory cell structure for increased program speed and erase speed
App 20080079061 - Ding; Meng ;   et al.
2008-04-03
Memory Cell System With Multiple Nitride Layers
App 20080023750 - Xue; Lei ;   et al.
2008-01-31
Memory Cell System With Charge Trap
App 20080012060 - Ding; Meng ;   et al.
2008-01-17
Memory Cell System Using Silicon-rich Nitride
App 20070215932 - Ding; Meng ;   et al.
2007-09-20
Memory device with barrier layer
Grant 7,053,445 - Suh , et al. May 30, 2
2006-05-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed