Xu; Jiazhao

Patent Applications and Registrations

Patent applications and USPTO patent grants for Xu; Jiazhao.The latest application filed is for "verification techniques for liveness checking of logic designs".

Company Profile

0.12.15

Xu; Jiazhao - Mount Kisco NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Verification techniques for liveness checking of logic designs Grant 8,352,894 - Baumgartner , et al. January 8, 2	2013-01-08
Verification Techniques For Liveness Checking Of Logic Designs App 20120216159 - Baumgartner; Jason R. ; et al.	2012-08-23
Method and system for dynamic automated hint generation for enhanced reachability analysis Grant 8,201,118 - Baumgartner , et al. June 12, 2	2012-06-12
Method And System For Dynamic Automated Hint Generation For Enhanced Reachability Analysis App 20110016441 - BAUMGARTNER; JASON R. ; et al.	2011-01-20
Using constraints in design verification Grant 7,856,609 - Baumgartner , et al. December 21, 2	2010-12-21
System for building binary decision diagrams efficiently in a structural network representation of a digital circuit Grant 7,853,917 - Paruthi , et al. December 14, 2	2010-12-14
Building binary decision diagrams efficiently in a structural network representation of a digital circuit Grant 7,836,413 - Paruthi , et al. November 16, 2	2010-11-16
Computer program product for verification using reachability overapproximation Grant 7,788,615 - Baumgartner , et al. August 31, 2	2010-08-31
Logic Design Verification Techniques for Liveness Checking App 20100218150 - Baumgartner; Jason R. ; et al.	2010-08-26
Conjunctive BDD building and variable quantification using case-splitting Grant 7,739,635 - Baumgartner , et al. June 15, 2	2010-06-15
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20100146474 - Paruthi; Viresh ; et al.	2010-06-10
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20100138805 - Paruthi; Viresh ; et al.	2010-06-03
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20090164966 - Paruthi; Viresh ; et al.	2009-06-25
Method and System for Building Binary Decision Diagrams Efficiently in a Structural Network Representation of a Digital Circuit App 20090164965 - Paruthi; Viresh ; et al.	2009-06-25
System for verification using reachability overapproximation Grant 7,475,370 - Baumgartner , et al. January 6, 2	2009-01-06
Method and System for Conjunctive BDD Building and Variable Quantification Using Case-Splitting App 20080282207 - Baumgartner; Jason R. ; et al.	2008-11-13
Using Constraints In Design Verification App 20080256499 - Baumgartner; Jason Raymond ; et al.	2008-10-16
Using constraints in design verification Grant 7,421,669 - Baumgartner , et al. September 2, 2	2008-09-02
Method For Verification Using Reachability Overapproximation App 20080066031 - Baumgartner; Jason Raymond ; et al.	2008-03-13
Method and system for building binary decision diagrams efficiently in a structural network representation of a digital circuit Grant 7,340,473 - Paruthi , et al. March 4, 2	2008-03-04
Method for Verification Using Reachability Overapproximation App 20080052650 - Baumgartner; Jason Raymond ; et al.	2008-02-28
Method for verification using reachability overapproximation Grant 7,322,017 - Baumgartner , et al. January 22, 2	2008-01-22
Method for retiming in the presence of verification constraints Grant 7,203,915 - Baumgartner , et al. April 10, 2	2007-04-10
Using constraints in design verification App 20070074136 - Baumgartner; Jason Raymond ; et al.	2007-03-29
Method for retiming in the presence of verification constraints App 20060206842 - Baumgartner; Jason Raymond ; et al.	2006-09-14
Method for verification using reachability overapproximation App 20060129958 - Raymond; Jason ; et al.	2006-06-15
Method and system for building binary decision diagrams efficiently in a structural network representation of a digital circuit App 20060047680 - Paruthi; Viresh ; et al.	2006-03-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.