XU; DAIGUO

Patent Applications and Registrations

Patent applications and USPTO patent grants for XU; DAIGUO.The latest application filed is for "sar adc and sampling method based on single-channel time-interleaved-sampling".

Company Profile

4.9.13

XU; DAIGUO - Chongqing CN
XU; DAIGUO - Chongqing City CN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Oscillating Circuit And Electronic Device App 20220247354 - HU; RONGBIN ; et al.	2022-08-04
Sar Adc And Sampling Method Based On Single-channel Time-interleaved-sampling App 20220247423 - XU; DAIGUO ; et al.	2022-08-04
Multi-bit Resolution Sub-pipeline Structure For Measuring Jump Magnitude Of Transmission Curve App 20220224350 - LIU; Tao ; et al.	2022-07-14
Low-jitter frequency division clock clock circuit Grant 11,362,666 - Liu , et al. June 14, 2	2022-06-14
Circuit for generating multi-phase clock having random disturbance added thereto Grant 11,323,129 - Pu , et al. May 3, 2	2022-05-03
Differential reference voltage buffer Grant 11,320,846 - Wang , et al. May 3, 2	2022-05-03
Error compensation correction system and method for analog-to-digital converter with time interleaving structure Grant 11,239,852 - Pu , et al. February 1, 2	2022-02-01
High-speed Digital Logic Circuit For Sar_adc And Sampling Adjustment Method App 20210391870 - XU; Daiguo ; et al.	2021-12-16
Transconductance Amplifier Based On Self-biased Cascode Structure App 20210305943 - XU; DAIGUO ; et al.	2021-09-30
Low-jitter Frequency Division Clock Clock Circuit App 20210297080 - LIU; Tao ; et al.	2021-09-23
Transconductance amplifier based on self-biased cascode structure Grant 11,121,677 - Xu , et al. September 14, 2	2021-09-14
Differential Reference Voltage Buffer App 20210278867 - WANG; Yan ; et al.	2021-09-09
Circuit For Generating Multi-phase Clock Having Random Disturbance Added Thereto App 20210184689 - PU; Jie ; et al.	2021-06-17
Error Compensation Correction System And Method For Analog-to-digital Converter With Time Interleaving Structure App 20210135678 - PU; Jie ; et al.	2021-05-06
High-speed and low-noise dynamic comparator Grant 10,944,390 - Xu , et al. March 9, 2	2021-03-09
High-speed And Low-noise Dynamic Comparator App 20200412353 - XU; Daiguo ; et al.	2020-12-31
High-speed low-power-consumption trigger Grant 10,425,065 - Xu , et al. Sept	2019-09-24
High-speed Low-power-consumption Trigger App 20190115903 - XU; DAIGUO ; et al.	2019-04-18
Frequency-compensated transconductance amplifier Grant 10,181,821 - Xu , et al. Ja	2019-01-15
Analogue-digital converter of non-binary capacitor array with redundant bit and its chip Grant 10,084,470 - Xu , et al. September 25, 2	2018-09-25
Frequency-compensated Transconductance Amplifier App 20180054168 - XU; DAIGUO ; et al.	2018-02-22
Analogue-digital Converter Of Non-binary Capacitor Array With Redundant Bit And Its Chip App 20180041221 - Xu; Daiguo ; et al.	2018-02-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.