Xing; Zhaoyun

Patent Applications and Registrations

Patent applications and USPTO patent grants for Xing; Zhaoyun.The latest application filed is for "shape-based geometric database and methods and systems for construction and use thereof".

Company Profile

0.10.8

Xing; Zhaoyun - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Shape-based geometric database and methods and systems for construction and use thereof Grant 7,152,071 - Xing December 19, 2	2006-12-19
Short path search using tiles and piecewise linear cost propagation Grant 7,139,992 - Xing , et al. November 21, 2	2006-11-21
Maximal tile generation technique and associated methods for designing and manufacturing VLSI circuits Grant 6,901,506 - Xing May 31, 2	2005-05-31
Active region management techniques and associated methods of designing and manufacturing VLSI circuits Grant 6,813,755 - Xing November 2, 2	2004-11-02
2.5-D graph for multi-layer routing Grant 6,792,587 - Xing , et al. September 14, 2	2004-09-14
Detailed method for routing connections using tile expansion techniques and associated methods for designing and manufacturing VLSI circuits Grant 6,763,512 - Xing July 13, 2	2004-07-13
Piecewise linear cost propagation for path searching Grant 6,665,852 - Xing , et al. December 16, 2	2003-12-16
Shape-based geometric database and methods and systems for construction and use thereof App 20030208496 - Xing, Zhaoyun	2003-11-06
Active region management techniques and associated methods of designing and manufacturing VLSI circuits App 20030188270 - Xing, Zhaoyun	2003-10-02
Maximal tile generation technique and associated methods for designing and manufacturing VLSI circuits App 20030188281 - Xing, Zhaoyun	2003-10-02
2.5-D graph for multi-layer routing App 20030145301 - Xing, Zhaoyun ; et al.	2003-07-31
Method and apparatus for building an integrated circuit Grant 6,519,756 - Kao , et al. February 11, 2	2003-02-11
Detailed method for routing connections using tile expansion techniques and associated methods for designing and manufacturing VLSI circuits App 20030009737 - Xing, Zhaoyun	2003-01-09
Method and apparatus for performing power routing in ASIC design Grant 6,446,245 - Xing , et al. September 3, 2	2002-09-03
Short path search using tiles and piecewise linear cost propagation App 20020107711 - Xing, Zhaoyun ; et al.	2002-08-08
Systems and methods for linear minimal convolution App 20020104061 - Xing, Zhaoyun ; et al.	2002-08-01
Piecewise linear cost propagation for path searching App 20020100009 - Xing, Zhaoyun ; et al.	2002-07-25
Method and apparatus for generating n-segment steiner trees Grant 6,389,376 - Lam , et al. May 14, 2	2002-05-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.