loadpatents
name:-0.022502899169922
name:-0.027489900588989
name:-0.0023398399353027
Wyatt; Stephen D. Patent Filings

Wyatt; Stephen D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wyatt; Stephen D..The latest application filed is for "reducing latency of memory read operations returning data on a read data path across multiple clock boundaries, to a host implem".

Company Profile
2.27.20
  • Wyatt; Stephen D. - Jericho VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Reducing latency of memory read operations returning data on a read data path across multiple clock boundaries, to a host implementing a high speed serial interface
Grant 11,099,601 - Carlough , et al. August 24, 2
2021-08-24
Reducing latency of memory read operations returning data on a read data path across multiple clock boundaries, to a host implementing a high speed serial interface
Grant 10,698,440 - Carlough , et al.
2020-06-30
Reducing Latency Of Memory Read Operations Returning Data On A Read Data Path Across Multiple Clock Boundaries, To A Host Implem
App 20190384352 - Carlough; Steven R. ;   et al.
2019-12-19
Reducing Latency Of Memory Read Operations Returning Data On A Read Data Path Across Multiple Clock Boundaries, To A Host Implem
App 20190212769 - Carlough; Steven R. ;   et al.
2019-07-11
Double data rate (DDR) memory read latency reduction
Grant 10,162,773 - Carlough , et al. Dec
2018-12-25
Circuit and method for on-chip jitter measurement
Grant 8,385,394 - Kam , et al. February 26, 2
2013-02-26
Circuit And Method For On-chip Jitter Measurement
App 20120134403 - Kam; Brandon R. ;   et al.
2012-05-31
Circuit and method for on-chip jitter measurement
Grant 8,126,041 - Kam , et al. February 28, 2
2012-02-28
Structure for transforming an input voltage to obtain linearity between input and output functions and system and method thereof
Grant 8,035,452 - Abadeer , et al. October 11, 2
2011-10-11
Structure for intrinsic RC power distribution for noise filtering of analog supplies
Grant 7,932,774 - Bonaccio , et al. April 26, 2
2011-04-26
Intrinsic RC power distribution for noise filtering of analog supplies
Grant 7,755,420 - Bonaccio , et al. July 13, 2
2010-07-13
Method and apparatus for dynamic characterization of reliability wearout mechanisms
Grant 7,710,141 - La Rosa , et al. May 4, 2
2010-05-04
Structure for a high output resistance, wide swing charge pump
Grant 7,701,270 - Wyatt , et al. April 20, 2
2010-04-20
Design Structure For Transforming An Input Voltage To Obtain Linearity Between Input And Output Functions And System And Method Thereof
App 20090243733 - Abadeer; Wagdi W. ;   et al.
2009-10-01
High output resistance, wide swing charge pump
Grant 7,583,116 - Wyatt , et al. September 1, 2
2009-09-01
Method And Apparatus For Dynamic Characterization Of Reliability Wearout Mechanisms
App 20090167336 - La Rosa; Giuseppe ;   et al.
2009-07-02
Circuit And Method For On-chip Jitter Measurement
App 20090102452 - Kam; Brandon R. ;   et al.
2009-04-23
Intrinsic Rc Power Distribution For Noise Filtering Of Analog Supplies
App 20090051420 - Bonaccio; Anthony R. ;   et al.
2009-02-26
Structure For A High Output Resistance, Wide Swing Charge Pump
App 20090033407 - Wyatt; Stephen D. ;   et al.
2009-02-05
High Output Resistance, Wide Swing Charge Pump
App 20090033383 - Wyatt; Stephen D. ;   et al.
2009-02-05
Intrinsic RC power distribution for noise filtering of analog supplies
Grant 7,449,942 - Bonaccio , et al. November 11, 2
2008-11-11
Structure For Intrinsic Rc Power Distribution For Noise Filtering Of Analog Supplies
App 20080244479 - BONACCIO; Anthony R. ;   et al.
2008-10-02
Sub-picosecond multiphase clock generator
Grant 7,403,054 - Malladi , et al. July 22, 2
2008-07-22
Circuit and method for on-chip jitter measurement
Grant 7,339,364 - Kam , et al. March 4, 2
2008-03-04
Circuit And Method For On-chip Jitter Measurement
App 20080012549 - Kam; Brandon R. ;   et al.
2008-01-17
Structure and method for providing gate leakage isolation locally within analog circuits
Grant 7,268,632 - Bonaccio , et al. September 11, 2
2007-09-11
Intrinsic Rc Power Distribution For Noise Filtering Of Analog Supplies
App 20070200744 - Bonaccio; Anthony R. ;   et al.
2007-08-30
Structure And Method For Providing Gate Leakage Isolation Locally Within Analog Circuits
App 20070075789 - Bonaccio; Anthony R. ;   et al.
2007-04-05
Method For Estimating Clock Jitter For Static Timing Measurements Of Modeled Circuits
App 20060247906 - Austin; John S. ;   et al.
2006-11-02
Performance Measurement Of Device Dedicated To Phase Locked Loop Using Second Order System Approximation
App 20060186871 - Pakbaz; Faraydon ;   et al.
2006-08-24
Performance measurement of device dedicated to phase locked loop using second order system approximation
Grant 7,084,615 - Pakbaz , et al. August 1, 2
2006-08-01
Damping of LC ringing in IC (integrated circuit) power distribution systems
Grant 6,963,240 - Bonaccio , et al. November 8, 2
2005-11-08
Leakage compensation circuit
Grant 6,956,417 - Bernstein , et al. October 18, 2
2005-10-18
Wide range crystal oscillator
Grant 6,946,923 - Knickerbocker, Jr. , et al. September 20, 2
2005-09-20
Integrated circuit and method for interfacing two voltage domains using a transformer
Grant 6,927,616 - Ho , et al. August 9, 2
2005-08-09
Leakage Compensation Circuit
App 20050110535 - Bernstein, Kerry ;   et al.
2005-05-26
Damping of LC Ringing in IC (Integrated Circuit) Power Distribution Systems
App 20050110551 - Bonaccio, Anthony R. ;   et al.
2005-05-26
Wide Range Crystal Oscillator
App 20050110587 - Knickerbocker, Jerry P. JR. ;   et al.
2005-05-26
Integrated Circuit And Method For Interfacing Two Voltage Domains Using A Transformer
App 20050093620 - Ho, Shiu Chung ;   et al.
2005-05-05
System and method for control parameter re-centering in a controlled phase lock loop system
Grant 6,882,230 - Iadanza , et al. April 19, 2
2005-04-19
System And Method For Control Parameter Re-centering In A Controlled Phase Lock Loop System
App 20040263259 - Iadanza, Joseph A. ;   et al.
2004-12-30
On chip resistor calibration structure and method
Grant 6,825,490 - Hook , et al. November 30, 2
2004-11-30
Switching supply test mode for analog cores
Grant 5,923,097 - Corriveau , et al. July 13, 1
1999-07-13
Integrated compact capacitor-resistor/inductor configuration
Grant 5,541,442 - Keil , et al. July 30, 1
1996-07-30
Lock indicator for phase locked loop circuit
Grant 5,525,932 - Kelkar , et al. June 11, 1
1996-06-11
Method and apparatus for reducing jitter in a phase locked loop circuit
Grant 5,491,439 - Kelkar , et al. February 13, 1
1996-02-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed