Wu; Xin X.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wu; Xin X..The latest application filed is for "inductor design in active 3d stacking technology".

Company Profile

1.11.5

Wu; Xin X. - Fremont CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Inductor design in active 3D stacking technology Grant 11,043,470 - Jing , et al. June 22, 2	2021-06-22
Inductor Design In Active 3d Stacking Technology App 20210159212 - JING; Jing ; et al.	2021-05-27
Integrated Circuit With Shielding Structures App 20180076134 - Jing; Jing ; et al.	2018-03-15
Circuit for protecting a transistor during the manufacture of an integrated circuit device Grant 7,956,385 - Luo , et al. June 7, 2	2011-06-07
Method of and circuit for protecting a transistor formed on a die Grant 7,772,093 - Luo , et al. August 10, 2	2010-08-10
Methods of incorporating process-induced layout dimension changes into an integrated circuit simulation netlist Grant 7,765,498 - Ho , et al. July 27, 2	2010-07-27
Semiconductor component having test pads and method and apparatus for testing same Grant 7,737,439 - Mardi , et al. June 15, 2	2010-06-15
Method and apparatus for compensating an integrated circuit layout for mechanical stress effects Grant 7,673,270 - Wang , et al. March 2, 2	2010-03-02
Method of and circuit for protecting a transistor formed on a die App 20090108337 - Luo; Yuhao ; et al.	2009-04-30
Semiconductor component having test pads and method and apparatus for testing same App 20070221920 - Mardi; Mohsen Hossein ; et al.	2007-09-27
Semiconductor component having test pads and method and apparatus for testing same App 20070218573 - Mardi; Mohsen Hossein ; et al.	2007-09-20
Semiconductor component having test pads and method and apparatus for testing same Grant 7,235,412 - Mardi , et al. June 26, 2	2007-06-26
Semiconductor die with high density offset-inline bond arrangement Grant 7,064,450 - Eghan , et al. June 20, 2	2006-06-20
Method of generating an IC mask using a reduced database Grant 6,868,537 - Ho , et al. March 15, 2	2005-03-15
Method of forming a zener diode Grant 6,645,802 - Li , et al. November 11, 2	2003-11-11
Methods and structures for protecting reticles from electrostatic damage Grant 6,569,584 - Ho , et al. May 27, 2	2003-05-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.