loadpatents
name:-0.022244930267334
name:-0.018020153045654
name:-0.0017011165618896
Wu; Jeng-Huang Patent Filings

Wu; Jeng-Huang

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wu; Jeng-Huang.The latest application filed is for "electrostatic discharge protection apparatus for integrated circuit".

Company Profile
1.15.20
  • Wu; Jeng-Huang - Hsinchu TW
  • Wu; Jeng-Huang - Hsin-Chu TW
  • Wu; Jeng-Huang - Hsin-Chu City TW
  • Wu; Jeng-Huang - Hsinchu County TW
  • WU; Jeng-Huang - Jhubei City TW
  • Wu; Jeng-Huang - Taipei TW
  • Wu; Jeng-Huang - Taipei City TW
  • Wu; Jeng-Huang - Zhubei TW
  • Wu, Jeng-Huang - Zhubei City TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Input and output circuit and self-biased circuit thereof
Grant 10,644,701 - Su , et al.
2020-05-05
Core power detection circuit and associated input/output control system
Grant 10,634,706 - Chang , et al.
2020-04-28
Electrostatic Discharge Protection Apparatus For Integrated Circuit
App 20200035670 - Tsai; Chia-Ku ;   et al.
2020-01-30
Core Power Detection Circuit And Associated Input/output Control System
App 20190204368 - Chang; Tang-Long ;   et al.
2019-07-04
Integrated Circuit And Implementation Method Thereof
App 20160285256 - Wu; Jeng-Huang ;   et al.
2016-09-29
IO cell with multiple IO ports and related techniques for layout area saving
Grant 8,169,068 - Wu , et al. May 1, 2
2012-05-01
Io Cell With Multiple Io Ports And Related Techniques For Layout Area Saving
App 20100237509 - WU; Jeng-Huang ;   et al.
2010-09-23
Schmitt-trigger-based level detection circuit
Grant 7,764,101 - Wu , et al. July 27, 2
2010-07-27
Layout architecture having high-performance and high-density design
Grant 7,707,521 - Tsai , et al. April 27, 2
2010-04-27
Data Retention Device For Multiple Power Domains
App 20090251185 - WU; JENG-HUANG ;   et al.
2009-10-08
Schmitt-trigger-based Level Detection Circuit
App 20090189665 - WU; JENG-HUANG ;   et al.
2009-07-30
Common pass gate layout of a D flip flop
Grant 7,465,970 - Wu , et al. December 16, 2
2008-12-16
Data-retention Latch For Sleep Mode Application
App 20080303573 - Hsieh; Shang-Chih ;   et al.
2008-12-11
Scan Flip-flop Circuit With Extra Hold Time Margin
App 20080231336 - WU; Jeng Huang ;   et al.
2008-09-25
Power gating circuit of a signal processing system
Grant 7,414,458 - Wu , et al. August 19, 2
2008-08-19
Cells Of Integrated Circuit And Related Technology And Method
App 20080178135 - Wu; Jeng-Huang ;   et al.
2008-07-24
Layout Architecture Having High-performance And High-density Design
App 20080022245 - Tsai; Yu-Wen ;   et al.
2008-01-24
Low Power Consuming Semiconductor Device
App 20070272947 - Wu; Jeng-Huang ;   et al.
2007-11-29
Common Pass Gate Layout of a D Flip Flop
App 20070262349 - Wu; Jeng-Huang ;   et al.
2007-11-15
Power Gating Circuit of a Signal Processing System
App 20070210857 - Wu; Jeng-Huang ;   et al.
2007-09-13
Crystal oscillator circuit with activation control
Grant 7,057,468 - Wu , et al. June 6, 2
2006-06-06
Input/output buffer protection circuit
Grant 7,046,493 - Chen , et al. May 16, 2
2006-05-16
Crystal oscillator circuit with activation control
App 20050285689 - Wu, Jeng-Huang ;   et al.
2005-12-29
Input/output buffer protection circuit
App 20050128670 - Chen, Sheng-Hua ;   et al.
2005-06-16
Input/output buffer
Grant 6,882,188 - Chen , et al. April 19, 2
2005-04-19
Input/output Buffer
App 20050068069 - Chen, Sheng-Hua ;   et al.
2005-03-31
Input/output buffer
Grant 6,861,874 - Chen , et al. March 1, 2
2005-03-01
High-speed output transconductance amplifier capable of operating at different voltage levels
Grant 6,741,130 - Wey , et al. May 25, 2
2004-05-25
High-speed Output Transconductance Amplifier Capable Of Operating At Different Voltage Levels
App 20040056716 - Wey, Meng-Jer ;   et al.
2004-03-25
Clock gate buffering circuit
Grant 6,456,115 - Li , et al. September 24, 2
2002-09-24
Small swing output buffer for reducing EMI
App 20020084825 - Hwang, Yi-Ren ;   et al.
2002-07-04
Clock gate buffering circuit
App 20010013796 - Li, Guo-Wei ;   et al.
2001-08-16
Universal crystal-oscillator input/output circuit for application-specific integrated circuit with enhanced charge device mode electrostatic discharge protection
Grant 6,160,457 - Wu December 12, 2
2000-12-12
On-chip input/output device having programmable I/O unit being configured based upon internal configuration circuit
Grant 5,974,476 - Lin , et al. October 26, 1
1999-10-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed