loadpatents
Patent applications and USPTO patent grants for WU; Guo-Huei.The latest application filed is for "semiconductor device having buried logic conductor type of complementary field effect transistor, method of forming same".
Patent | Date |
---|---|
Active Zones With Offset In Semiconductor Cell App 20220310584 - WU; Guo-Huei ;   et al. | 2022-09-29 |
Semiconductor Device Having Buried Logic Conductor Type Of Complementary Field Effect Transistor, Method Of Forming Same App 20220310598 - Wu; Guo-Huei ;   et al. | 2022-09-29 |
Semiconductor Device Including Recessed Interconnect Structure App 20220302027 - Wu; Guo-Huei ;   et al. | 2022-09-22 |
Semiconductor Device Including Recessed Interconnect Structure App 20220302026 - Wu; Guo-Huei ;   et al. | 2022-09-22 |
Integrated Circuit App 20220302111 - WU; Guo-Huei ;   et al. | 2022-09-22 |
Semiconductor Structure And Method For Manufacturing The Same App 20220293638 - WANG; POCHUN ;   et al. | 2022-09-15 |
Semiconductor device including recessed interconnect structure Grant 11,444,018 - Wu , et al. September 13, 2 | 2022-09-13 |
Integrated circuit Grant 11,374,003 - Wu , et al. June 28, 2 | 2022-06-28 |
Integrated Circuit With Backside Power Rail And Backside Interconnect App 20220199608 - Peng; Shih-Wei ;   et al. | 2022-06-23 |
Semiconductor device having buried logic conductor type of complementary field effect transistor, method of generating layout diagram and system for same Grant 11,362,090 - Wu , et al. June 14, 2 | 2022-06-14 |
Semiconductor structure and method for manufacturing the same Grant 11,362,110 - Wang , et al. June 14, 2 | 2022-06-14 |
Semiconductor Device And Methods Of Manufacturing Same App 20220130760 - WU; Guo-Huei ;   et al. | 2022-04-28 |
Integrated circuit with backside power rail and backside interconnect Grant 11,296,070 - Peng , et al. April 5, 2 | 2022-04-05 |
Integrated Circuit App 20220093646 - WU; Guo-Huei ;   et al. | 2022-03-24 |
Interconnect Structure In Semiconductor Device And Method Of Forming The Same App 20220077059 - WU; GUO-HUEI ;   et al. | 2022-03-10 |
Integrated Circuit With Backside Power Rail And Backside Interconnect App 20210391318 - Peng; Shih-Wei ;   et al. | 2021-12-16 |
Integrated Circuit App 20210384187 - LI; Jian-Sing ;   et al. | 2021-12-09 |
Ic Device Manufacturing Method App 20210374315 - PENG; Shih-Wei ;   et al. | 2021-12-02 |
Semiconductor Device Including Buried Conductive Fingers And Method Of Making The Same App 20210358847 - CHEN; Chih-Liang ;   et al. | 2021-11-18 |
Integrated Circuit, System And Method Of Forming The Same App 20210358848 - WU; Guo-Huei ;   et al. | 2021-11-18 |
Semiconductor Device And Method Of Manufacturing The Same App 20210343715 - WU; Guo-Huei ;   et al. | 2021-11-04 |
IC layout, method, device, and system Grant 11,126,775 - Peng , et al. September 21, 2 | 2021-09-21 |
Semiconductor Device Including Recessed Interconnect Structure App 20210272895 - Wu; Guo-Huei ;   et al. | 2021-09-02 |
Integrated circuit Grant 11,107,805 - Li , et al. August 31, 2 | 2021-08-31 |
Semiconductor Device Having Buried Logic Conductor Type Of Complementary Field Effect Transistor, Method Of Generating Layout Diagram And System For Same App 20210242205 - WU; Guo-Huei ;   et al. | 2021-08-05 |
Buried Metal Track and Methods Forming Same App 20210242212 - Wang; Pochun ;   et al. | 2021-08-05 |
Semiconductor device and method of manufacturing the same Grant 11,063,045 - Wu , et al. July 13, 2 | 2021-07-13 |
Layout Architecture For A Cell App 20210202466 - Peng; Shi-Wei ;   et al. | 2021-07-01 |
Buried metal track and methods forming same Grant 11,004,855 - Wang , et al. May 11, 2 | 2021-05-11 |
Semiconductor Structure And Method For Manufacturing The Same App 20210098500 - WANG; POCHUN ;   et al. | 2021-04-01 |
Integrated Circuit And Method Of Manufacturing Same App 20200350250 - WANG; Pochun ;   et al. | 2020-11-05 |
Semiconductor Device And Method Of Manufacturing The Same App 20200328212 - WU; Guo-Huei ;   et al. | 2020-10-15 |
Integrated Circuit App 20200328210 - WU; Guo-Huei ;   et al. | 2020-10-15 |
Integrated Circuit App 20200328201 - LI; Jian-Sing ;   et al. | 2020-10-15 |
Ic Layout, Method, Device, And System App 20200327273 - PENG; Shih-Wei ;   et al. | 2020-10-15 |
Integrated circuit and method of manufacturing same Grant 10,734,321 - Wang , et al. | 2020-08-04 |
Buried Metal Track and Methods Forming Same App 20190341387 - Wang; Pochun ;   et al. | 2019-11-07 |
Buried metal track and methods forming same Grant 10,446,555 - Wang , et al. Oc | 2019-10-15 |
Integrated Circuit And Method Of Manufacturing Same App 20190096811 - WANG; Pochun ;   et al. | 2019-03-28 |
Buried Metal Track and Methods Forming Same App 20190067290 - Wang; Pochun ;   et al. | 2019-02-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.